Layer minimization in escape routing for staggered-pin-array PCBs | IEEE Conference Publication | IEEE Xplore