An FPGA implementation of low-density parity-check code decoder with multi-rate capability | IEEE Conference Publication | IEEE Xplore