Evaluating the impact of architectural-level optimizations on clock power | IEEE Conference Publication | IEEE Xplore