Flexible multistandard FEC processor design with ASIP methodology | IEEE Conference Publication | IEEE Xplore