|
1. |
Segmented bus design for low-power systems
Chen, J.Y.; Jone, W.B.; Wang, J.S.; Lu, H.-I.; Chen, T.F.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 7,
Issue 1,
March 1999
Page(s):25
-
29
Abstract:
This paper proposes a bus-segmentation method that efficiently reduces the switched capacitance on the bus. The power consumed by the bus can, therefore, be substantially reduced. The basic idea of bus segmentation is to partition the bus into several bus segments separated by pass transistors. Highly communicating devices are located to adjacent bus segments, thus, most data communication can be achieved by switching a small portion of the bus segments. As a result, power consumption and critical path delay are both reduced. Experimental results obtained by simulating a delay model and a power model demonstrate that the proposed segmented bus system reduces bus power by about 60%-70% and improves critical bus delay by about 10%-30%
|
Cart
