Energy optimization of multilevel cache architectures for RISC and CISC processors | IEEE Journals & Magazine | IEEE Xplore