Logic synthesis of multilevel circuits with concurrent error detection | IEEE Journals & Magazine | IEEE Xplore