A yield improvement technique for IC layout using local design rules | IEEE Journals & Magazine | IEEE Xplore