A 60-ns 16-Mbit CMOS DRAM with a transposed data-line structure | IEEE Journals & Magazine | IEEE Xplore