|
1. |
The delay vernier pattern generation technique
Moyer, G.C.; Clements, M.; Lui, W.; Schaffer, T.; Cavin, R.K., III.;
Solid-State Circuits, IEEE Journal of
Volume 32,
Issue 4,
April 1997
Page(s):551
-
562
Abstract:
The authors describe a new technique for generating an arbitrary digital data stream with very fine timing resolution. Note that this timing resolution specifies the output edge placement precision, not the bit rate. The resolution is determined by the difference between two propagation delays rather than by an absolute delay. Because this difference can be made very small, the circuit, called the delay vernier generator, can achieve unprecedented timing resolution in a particular circuit technology. Also, this very precise timing is obtained without requiring an extremely high speed clock. The generator architecture includes delay-locked loop calibration mechanisms to compensate for process and temperature variations. A prototype chip was fabricated in a 1.2-μm CMOS technology, and measurements confirmed that resolutions as fine as 100 ps can be achieved reliably
|
Cart
