A 15-ns 32*32-b CMOS multiplier with an improved parallel structure | IEEE Journals & Magazine | IEEE Xplore