Arithmetic unit design for neural accelerators: cost performance issues | IEEE Journals & Magazine | IEEE Xplore