A design approach for self-diagnosis of fault-tolerant clock synchronization | IEEE Journals & Magazine | IEEE Xplore