Guarded dual rail logic for soft error tolerant standard cell library | IEEE Conference Publication | IEEE Xplore