Performance analysis of dual-k spacer at source side for underlap FinFETs | IEEE Conference Publication | IEEE Xplore