High Density NAND Phase Change Memory with Block-Erase Architecture to Compromise Write and Disturb Requirements | IEEE Conference Publication | IEEE Xplore