Doping of n/sup +/ and p/sup +/ polysilicon in a dual-gate CMOS process | IEEE Conference Publication | IEEE Xplore