Skip Navigation

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences 2006 E89-A(4):1018-1026; doi:10.1093/ietfec/e89-a.4.1018
This Article
Right arrow Full Text (PDF)
Right arrow References
Right arrow Alert me when this article is cited
Right arrow Alert me if a correction is posted
Services
Right arrow Email this article to a friend
Right arrow Similar articles in this journal
Right arrow Alert me to new issues of the journal
Right arrow Add to My Personal Archive
Right arrow Download to citation manager
Right arrow Request Permissions
Google Scholar
Right arrow Articles by LIU, Y.
Right arrow Articles by FUJITA, M.
Right arrow Search for Related Content
Social Bookmarking
Add to CiteULike   Add to Connotea   Add to Del.icio.us  
What's this?

Copyright © 2006 The Institute of Electronics, Information and Communication Engineers

Special Section on Selected Papers from the 18th Workshop on Circuits and Systems in Karuizawa -- Papers

Synchronization Mechanism for Timed/Untimed Mixed-Signal System Level Design Environment

Yu LIU1, Satoshi KOMATSU2 and Masahiro FUJITA1,2

1 The authors are with the Department of Electronics Engineering, University of Tokyo, Tokyo, 113-8656 Japan. E-mail: liuyu{at}cad.t.u-tokyo.ac.jp, 2 The authors are with the VLSI Design and Education Center (VDEC), University of Tokyo, Tokyo, 113-8656 Japan. E-mail: komatsu{at}cad.t.u-tokyo.ac.jp, E-mail: fujita{at}ee.t.u-tokyo.ac.jp

Recently, system level design languages (SLDL), which can describe both hardware and software aspects of the design, are receiving attention. Mixed-signal extensions of SLDL enable current discrete-oriented SLDLs to describe and simulate not only digital systems but also digital-analog mixed-signal systems. The synchronization between discrete and continuous behaviors is widely regarded as a critical part in the extensions. In this paper, we present an event-driven synchronization mechanism for both timed and untimed system level designs through which discrete and continuous behaviors are synchronized via AD events and DA events. We also demonstrate how the synchronization mechanism can be incorporated into the kernel of SLDL, such as SpecC. In the extended kernel, a new simulation cycle, the AMS cycle, is introduced. Three case studies show that the extended SpecC-based system level design environment using our synchronization mechanism works well with timed/untimed mixed-signal system level description.

Key Words: AMS extension, system level design language, timed/untimed, mixed-signal, synchronization, SpecC language

Manuscript received June 27, 2005. Manuscript revised September 30, 2005. Final manuscript received December 5, 2005.


Add to CiteULike CiteULike   Add to Connotea Connotea   Add to Del.icio.us Del.icio.us    What's this?


This article has been cited by other articles:


Home page
 IEICE Trans FundamentalsHome page
Y. LIU, S. KOMATSU, and M. FUJITA
The AMS Extension to System Level Design Language--SpecC
IEICE Trans A: Fundamentals, December 1, 2006; E89-A(12): 3397 - 3407.
[Abstract] [PDF]


Disclaimer:
Please note that abstracts for content published before 1996 were created through digital scanning and may therefore not exactly replicate the text of the original print issues. All efforts have been made to ensure accuracy, but the Publisher will not be held responsible for any remaining inaccuracies. If you require any further clarification, please contact our Customer Services Department.