Integrated cross-coupled chaos oscillator applied to random number generation
Integrated cross-coupled chaos oscillator applied to random number generation
- Author(s): V. Tavas ; A.S. Demirkol ; S. Ozoguz ; A. Zeki ; A. Toker
- DOI: 10.1049/iet-cds:20080144
For access to this article, please select a purchase option:
Buy article PDF
Buy Knowledge Pack
IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.
Thank you
Your recommendation has been sent to your librarian.
- Author(s): V. Tavas 1 ; A.S. Demirkol 1 ; S. Ozoguz 1 ; A. Zeki 1 ; A. Toker 1
-
-
View affiliations
-
Affiliations:
1: Faculty of Electrical and Electronics Engineering, Istanbul Technical University, Maslak, Turkey
-
Affiliations:
1: Faculty of Electrical and Electronics Engineering, Istanbul Technical University, Maslak, Turkey
- Source:
Volume 3, Issue 1,
February 2009,
p.
1 – 11
DOI: 10.1049/iet-cds:20080144 , Print ISSN 1751-858X, Online ISSN 1751-8598
- « Previous Article
- Table of contents
- Next Article »
A new cross-coupled LC chaos oscillator suitable for IC realisation is presented. The proposed circuit was fabricated using a 0.35 µm CMOS process and test results showing its feasibility are given. As a possible application, a method for using the proposed oscillator as the core of a random number generator is described. Experimental binary data obtained according to the proposed method pass the four tests of FIPS-140-2, the full NIST-800-22 and DIEHARD random number test suites.
Inspec keywords: chaos generators; CMOS integrated circuits; random number generation; oscillators
Other keywords:
Subjects: Digital arithmetic methods; CMOS integrated circuits; Oscillators; Chaotic behaviour in circuits
References
-
-
1)
- Ergun, S., Ozoguz, S.: `A chaos-modulated dual oscillator-based truly random number generator', Proc. 2007 IEEE Int. Symp. Circuits Syst., May 2007, New Orleans, USA, p. 2482–2485.
-
2)
- G. Marsaglia . DIEHARD statistical tests.
-
3)
- B. Jun , P. Kocher . (1999) The Intel random number generator.
-
4)
- Security Requirements for Cryptographic Modules: ‘Federal Information Processing Standards Publication 140-2’, US Department of Commerce/NIST, 1999, http://www.nist.gov.
-
5)
- M. Delgado-Restituto , A. Rodriguez-Vazquez . Integrated chaos generators. Proc. IEEE , 747 - 767
-
6)
- M. Delgado-Restituto , A. Rodriguez-Vasquez . Nonlinear switched-current CMOS IC for random signal generation. Electron. Lett. , 2190 - 2191
-
7)
- J.M. Cruz , L.O. Chua . An IC chip of Chua's circuit. IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. , 614 - 625
-
8)
- C.S. Petrie , J.A. Connelly . A noise-based IC random number generator for applications in cryptography. IEEE Trans. Circuits Syst. I , 615 - 621
-
9)
- Demirkol, A.S., Tavas, V., Ozoguz, S., Toker, A.: `High frequency chaos oscillators', Proc. 2007 European Conf. Circuits Theory Design, August 2007, Seville, Spain, p. 1026–1029.
-
10)
- M. Delgado-Restituto , A. Rodriguez-Vazquez . Design considerations for integrated continuous-time chaotic oscillators. IEEE Trans. Circuits Syst. I , 481 - 495
-
11)
- S. Ozoguz , A.S. Elwakil , S. Ergun . Cross coupled chaotic oscillators and application to random bit generation. IEE Proc., Circuits Devices Syst. , 506 - 510
-
12)
- O.A. Gonzales , G. Han , P. de Gyvez , E.S. Sinencio . Lorenz-based chaotic cryptosystem: a monolithic implementation. IEEE Trans. Circuits Syst. I , 1243 - 1247
-
13)
- G. Kolumban , M.P. Kennedy , L.O. Chua . The role of synchronization in digital communications using chaos. I.Fundamentals of digital communications. IEEE Trans. Circuits Syst. I , 927 - 935
-
14)
- M. Bucci , L. Germani , R. Luzzi , A. Trifiletti , M. Varanonuovo . A high-speed oscillator-based truly random number source for cryptographic applications on a smart card IC. IEEE Trans. Comput. , 403 - 409
-
15)
- M. Drutarovsky , P. Galajda . Chaos-based true random number generator embedded in a mixed-signal reconfigurable hardware. J. Electr. Eng. , 218 - 225
-
16)
- S. Callegari , R. Rovatti , G. Setti . Embeddable ADC-based true random number generator for cryptographic applications exploiting nonlinear signal processing and chaos. IEEE Trans. Signal Process. , 793 - 805
-
17)
- J. Von Neumann . Various techniques used in connection with random digits. Natl. Bur. Stand. Appl. Math. Ser. , 36 - 38
-
18)
- M.E. Yalcin , J.A.K. Suykens , J. Vandewalle . True random bit generation from a double scroll attractor. IEEE Trans. Circuits Syst. I , 1395 - 1404
-
19)
- A.S. Elwakil , M.P. Kennedy . Chua's circuit decomposition: a systematic design approach for chaotic oscillators. J. Franklin Inst. , 251 - 265
-
20)
- T. Addabbo , M. Alioto , A. Fort , S. Rocchi , V. Vignoli . A feedback strategy to improve the entropy of a chaos-based random bit generator. IEEE Trans. Circuits Syst. I , 326 - 337
-
21)
- A. Gerosa , R. Bernardini , S. Pietri . A fully integrated chaotic system for the generation of truly random numbers. IEEE Trans. Circuits Syst. I , 993 - 1000
-
22)
- A.S. Elwakil , M.P. Kennedy . Chua's circuit decomposition: a systematic design approach for chaotic oscillators. J. Frank. Ins. , 251 - 265
-
23)
- A.S. Elwakil , M.P. Kennedy . Construction of generic classes of chaotic oscillators using passive-onlynonlinear devices. IEEE Trans. Circuits Syst. I , 289 - 307
-
24)
- J. Craninckx , M. Steyaert . A 1.8 GHz low-phase-noise CMOS VCO using optimised hollow spiral inductors. IEEE J. Solid-State Circuits , 726 - 744
-
25)
- A. Rukhin . (2001) A statistical test suite for random and pseudorandom number generators for cryptographic applications.
-
1)