Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Step-response optimisation techniques for low-power, high-load, three-stage operational amplifiers driving large capacitive loads

Step-response optimisation techniques for low-power, high-load, three-stage operational amplifiers driving large capacitive loads

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
IET Circuits, Devices & Systems — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Two simple efficient techniques to optimise the closed-loop transient response of three-stage amplifiers for large capacitive load applications are proposed and developed. The proposed approaches exploit a current comparator in the inner amplifier nodes to sense the input voltage transients and to switch on an auxiliary driving device providing slew-rate enhancement and settling time improvement without extra static power dissipation. SPECTRE simulations are carried out on a three-stage amplifier adopting a recently proposed reversed-nested Miller compensation strategy with a voltage follower and two nulling resistors, for which a novel design methodology is provided as well. Simulation results confirm the effectiveness of the two proposed techniques, showing a symmetrical step response with a significant improvement in large-signal speed performance. Both proposed solutions are suitable for any particular three-stage amplifier topology and are also independent of the adopted compensation network.

References

    1. 1)
      • P.R. Gray , R.G. Meyer . (1993) Analysis and design of analog integrated circuits.
    2. 2)
      • G. Palumbo , S. Pennisi . (2002) Feedback amplifiers: theory and design.
    3. 3)
      • A.D. Grasso , G. Palumbo , S. Pennisi . Three-stage CMOS OTA for large capacitive loads with efficient frequency compensation scheme. IEEE Trans. Circuits Syst. II , 10 , 1044 - 1048
    4. 4)
      • R.G.H. Eschauzier , J.H. Huijsing . A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation. IEEE J. Solid-State Circuits , 12 , 1709 - 1716
    5. 5)
      • Lee, H., Mok, P.K.T.: `A CMOS current-mirror amplifier with compact slew rate enhancement circuit for large capacitive load applications', Proc. ISCAS’01, May 2001, 1, p. 220–223.
    6. 6)
      • R. Klinke , B.J. Hosticka , H.-J. Pfleiderer . A very-high-slew-rate CMOS operational amplifier. IEEE J. Solid-State Circuits , 744 - 746
    7. 7)
      • A.D. Grasso , G. Palumbo , S. Pennisi . Analytical comparison of frequency compensation techniques in three-stage amplifiers. Int. J. Circuit Theory Appl. , 1 , 53 - 80
    8. 8)
      • R.G.H. Eschauzier , J.H. Huijsing . (1995) Frequency compensation techniques for low-power operational amplifiers.
    9. 9)
      • K.N. Leung , P.K.T. Mok . Nested Miller compensation in low-power CMOS design. IEEE Trans. Circuits Syst. II , 388 - 394
    10. 10)
      • S.O. Cannizzaro , A.D. Grasso , R. Mita , G. Palumbo , S. Pennisi . Design procedures for three-stage CMOS OTAs with nested-Miller compensation. IEEE Trans. Circuits Syst. I , 5 , 933 - 940
    11. 11)
      • K.-P. Ho , C.-F. Chan , C.-S. Choy , K.-P. Pun . Reversed nested Miller compensation with voltage buffer and nulling resistor. IEEE J. Solid-State Circuits , 1735 - 1738
    12. 12)
      • Grasso, A.D., Marano, D., Palumbo, G., Pennisi, S.: `Reversed double pole-zero cancellation frequency compensation technique for three-stage amplifiers', Proc. PRIME’06, 2006, Otranto, Italy.
    13. 13)
      • R. Mita , G. Palumbo , S. Pennisi . Design guidelines for reversed nested Miller compensation in three-stage amplifiers. IEEE Trans. Circuits Syst. II , 227 - 233
    14. 14)
      • H. Lee , P.K.T. Mok . Advances in active-feedback frequency compensation with power optimization and transient improvement. IEEE Trans. Circuits Syst. I , 1690 - 1696
    15. 15)
      • K.N. Leung , P.K.T. Mok , W.H. Ki , J.K.O. Sin . Three-stage large capacitive load amplifier with damping-factor-control frequency compensation. IEEE J. Solid-State Circuits , 221 - 230
    16. 16)
      • X. Peng , W. Sansen . Transconductance with capacitances frequency compensation for multistage amplifiers. IEEE J. Solid-State Circuits , 7 , 1515 - 1520
    17. 17)
      • X. Fan , C. Mishra , E. Sanchez-Sinencio . Single Miller capacitor frequency compensation technique for low-power multistage amplifiers. IEEE J. Solid-State Circuits , 584 - 592
    18. 18)
      • H. Lee , P.K.T. Mok . Active-feedback frequency-compensation technique for low-power multistage amplifiers. IEEE J. Solid-State Circuits , 511 - 520
    19. 19)
      • A.D. Grasso , D. Marano , G. Palumbo , S. Pennisi . Improved reversed nested Miller compensation technique with voltage buffer and nulling resistor. IEEE Trans. Circuits Syst. II , 5 , 382 - 386
    20. 20)
      • X. Peng , W. Sansen . AC boosting compensation scheme for low-power multistage amplifiers. IEEE J. Solid-State Circuits , 2074 - 2077
    21. 21)
      • J.H. Huijsing , D. Linebarger . Low-voltage operational amplifier with rail-to-rail input and output ranges. IEEE J. Solid-State Circuits , 6 , 1144 - 1150
    22. 22)
      • E.M. Cherry . Nested differentiating feedback loops in simple audio power amplifier. J. Audio Eng. Soc. , 295 - 305
    23. 23)
      • A.D. Grasso , D. Marano , G. Palumbo , S. Pennisi . Analytical comparison of reversed nested Miller frequency compensation techniques. Int. J. Circuit Theory Appl.
    24. 24)
      • A.D. Grasso , G. Palumbo , S. Pennisi . Advances in reversed nested Miller compensation. IEEE Trans. Circuits Syst. I , 7 , 1459 - 1470
    25. 25)
      • Nagaraj, K.: `CMOS amplifiers incorporating a novel slew rate enhancement technique', IEEE Custom Integrated Circuits Conf., May 1990, p. 11.6.1–11.6.5.
    26. 26)
      • F. You , S. Embabi , E. Sanchez-Sinencio . Multistage amplifier topologies with nested Gm-C compensation. IEEE J. Solid-State Circuits , 2000 - 2011
    27. 27)
      • G. Palumbo , S. Pennisi . Design methodology and advances in nested-Miller compensation. IEEE Trans. Circuits Syst. I , 7 , 893 - 903
http://iet.metastore.ingenta.com/content/journals/10.1049/iet-cds.2009.0126
Loading

Related content

content/journals/10.1049/iet-cds.2009.0126
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address