Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Hybrid integrated 4×4 optical matrix switch using self-aligned semiconductor optical amplifier gate arrays and silica planar lightwave circuit

Hybrid integrated 4×4 optical matrix switch using self-aligned semiconductor optical amplifier gate arrays and silica planar lightwave circuit

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A 4×4 gate matrix switch has been developed by employing a newly developed self-aligned multiple chip assembly technique in the hybrid integration of spot-size converter integrated semiconductor optical-amplifier gate arrays and optical fibres on a silica based planar lightwave circuit platform.

References

    1. 1)
      • Kitamura, N., Mizuta, S., Shimoda, T., Kitamura, M.: `Silica based opticalwaveguide devices, with novel fibre guide structure for alignment-free fibre coupling', IThB2-1, Tech. Dig. Integrated Photonics Research '96, 1996.
    2. 2)
      • Sasaki, J., Honmou, H., Itoh, M., Uda, A., Torikai, T.: `Self-aligned assemblytechnology for laser diode modules using stripe-type AuSn solder bump flip-chip bonding', OPMR 2.3, Proc. Lasers and Electro-Optics Society 1995 annual meeting, 1995.
    3. 3)
      • M.J. Wale , C. Edge . Self-aligned flip-chip assembly of photonic devices with electrical andoptical connections. IEEE Trans. Compon., Hybrids Manuf. Technol. , 4 , 780 - 786
    4. 4)
      • Itoh, M., Sasaki, J., Uda, A., Yoneda, I., Honmou, H., Fukushima, K.: `Use ofsolder bumps in three-dimensional passive aligned packaging of LD/PD arrays on Si optical benches', Proc. Electronic Components & Technology Conf. '96, 1996, p. 1–7.
    5. 5)
      • Hatakeyama, H., Kitamura, S., Hamamoto, K., Yamaguchi, M., Komatsu, K.: `Spot size converter integrated semiconductor optical amplifier gateswith low power consumption', 9C3-2, Tech. Dig. Optoelectronics & Communications Conf. '97, 1997.
    6. 6)
      • Takahashi, S., Kato, T., Takeshita, H., Kitamura, S., Henmi, N.: `10 Gbps/chspace-division optical cell switching with 8×8 gate type switch matrix employing gate turn-on-delaycompensator', PThC1, Tech. Dig. Photonics in Switching '96, 1996, 2, p. 12–15, Post deadline Paper.
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19980727
Loading

Related content

content/journals/10.1049/el_19980727
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address