Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Analysis for optimum threshold voltage and load current of E-D-type GaAs DCFL circuits

Analysis for optimum threshold voltage and load current of E-D-type GaAs DCFL circuits

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A GaAs MESFET E-D invertor was analysed to estimate the optimum threshold voltage VT for a switching FET, and the optimum load current IL for a load FET, that will minimise the invertor switching time. The calculated results show that the optimum VT lies at around 0.2 V, and the optimum IL is about 55% of the saturation current of the switching FET.

References

    1. 1)
      • T. Mizutani , N. Kato , S. Ishida , K. Osafune , M. Ohmori . GaAs gigabit logic circuits using normally-off m.e.s.f.e.t.s. Electron. Lett. , 9 , 315 - 316
    2. 2)
      • W. Shockley . A unipolar “field-effect” transistor. Proc. IRE , 1365 - 1376
http://iet.metastore.ingenta.com/content/journals/10.1049/el_19810365
Loading

Related content

content/journals/10.1049/el_19810365
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address