Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

Mismatch of lateral field metal-oxide-metal capacitors in 180 nm CMOS process

Mismatch of lateral field metal-oxide-metal capacitors in 180 nm CMOS process

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Metal-oxide-metal (MOM) capacitors represent an attractive alternative to metal-insulator-metal (MIM) capacitors in mixed-signal integrated circuits. Since they are made of metal lines, they can be integrated in standard CMOS processes, and tailored over a wide range of sizes. Mismatch data of MOM capacitors, however, is scarce and typically conservative. Presented is the design and the test results of a custom ADC that employs an array of 1024 MOM capacitors sized at 2 fF. Static performance metrics are presented and compared with those for an ADC based on MIM capacitors. Mismatch data is computed from the results.

References

    1. 1)
    2. 2)
      • A. Van Genderen , N. Van der Meijs . (2000) SPACE 3D capacitance extraction user's manual.
    3. 3)
      • Van der Plas, G., Verbruggen, B.: `A 150MS/s 133 µW 7b ADC in 90nm digital CMOS using a comparator-based asynchronous binary-search sub-ADC', Dig. Tech. Pprs, IEEE Int. Solid-State Circuits Conf., (ISSCC), 2008, Grenoble, France, p. 242–610.
    4. 4)
      • C. Saint , J. Saint . (2002) IC mask design, essential layout techniques.
    5. 5)
    6. 6)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2011.3804
Loading

Related content

content/journals/10.1049/el.2011.3804
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Correspondence
This article has following corresponding article(s):
Interview
This is a required field
Please enter a valid email address