Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

VCO-based sigma delta modulator with PWM precoding

VCO-based sigma delta modulator with PWM precoding

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Add to cart
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)
Add to cart

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

© The Institution of Engineering and Technology
Published

Presented is a new ADC topology based on an asynchronous PWM modulator followed by a VCO and a counter. The PWM modulator first encodes the analogue input into a binary waveform. Then, the VCO implements a multibit first-order noise shaping modulator, sampling and quantising the input signal encoded by the PWM modulator. With this architecture, the linearity of the whole converter is independent of the VCO linearity as the VCO is modulated by a two valued signal only. Proposed is a hardware implementation suitable for low power applications that does not require linear amplifiers.

Inspec keywords: modulators; sigma-delta modulation; quantisation (signal); voltage-controlled oscillators; pulse width modulation

Other keywords: signal quantisation; binary waveform; PWM precoding; multibit first order noise shaping modulator; sigma delta modulator; ADC topology; asynchronous PWM modulator; signal sampling; VCO

Subjects: A/D and D/A convertors; Modulators, demodulators, discriminators and mixers; Oscillators

References

    1. 1)
    2. 2)
    3. 3)
      • Wismar, U., Wisland, D., Andreani, P.: `A 0.2 V 0.44 µW 20 kHz analog to digital sigma delta modulator with 57 fJ/ conversion FoM', Proc. of 32nd European Solid-State Circuits Conf., 2006 (ESSCIRC 2006), September 2006, Montreux, Switzerland, p. 187–190.
    4. 4)
      • Prefasi, E., Paton, S., Hernandez, L., Gaggl, R., Wiesbauer, A., Hauptmann, J.: `A 0.08 mm', Proc. of ESSCIRC, 2010, September 2010, Seville, Spain, p. 430–433.
    5. 5)
      • Ouzounov, S., Roza, E., Hegt, H., van der Weide, G., van Roermund, A.: `An 8 MHz, 72 dB SFDR asynchronous sigma-delta modulator with 1.5 mW power dissipation', Symp. on VLSI Circuits, 2004, Dig. Tech. Pprs, 2004, June 2004, Honolulu, HI, USA, p. 88–91.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2011.0061
Loading

Related content

content/journals/10.1049/el.2011.0061
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Print this page
This is a required field
Please enter a valid email address