Skip to main content
SpringerLink
Log in

Methodical Low-Power ASIP Design Space Exploration

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract

Application-specific instruction set processors (ASIPs) are an excellent implementation paradigm for mixed control-/data-flow oriented tasks with medium to low data rate and high complexity. The main advantage of ASIPs is the higher flexibility due to programmability compared to dedicated hardware. This article discusses an ASIP design methodology starting from the instruction set architecture description language LISA, which enables automatic generation of the necessary DSP tools like assembler, linker and simulator as well as generation of large parts of the synthesizable hardware description. The presented methodology has the goal to obtain working silicon in a short amount of time. Furthermore, the classical parameters computational performance and area are jointly considered with the impact of architectural modifications on energy consumption using gate-level estimations. Different pipeline structures from two to four pipeline stages together with several ASIP energy optimization options have been implemented and evaluated. These optimizations include clock-gating, logic netlist restructuring, data-path optimization, instruction memory power reduction by optimized instruction encoding, and implementation of a dedicated coprocessor. The practical applicability of this methodology is demonstrated with the ICORE ASIP for DVB-T acquisition and tracking algorithms. The results of this case study reveal a potential of about one order of magnitude in energy savings. Furthermore a significant decrease in design time was achieved due to the LISA methodology.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. A. Abnous and J. Rabaey, "Ultra-Low-Power Domain-Specific Multimedia Processors," in Proc. IEEE VLSI Sig. Proc. Workshop, San Francisco, California, USA, Oct. 1996.

  2. A. Hoffmann, O. Schliebusch, A. Nohl, G. Braun, O. Wahlen, and H. Meyr, "A Methodology for the Design of Application Specific Instruction Set Processors (ASIP) Using the Machine Description Language LISA," IEEE Transactions On Computer Aided Design, forthcoming.

  3. A. Hoffmann, A. Nohl, and H. Meyr, "A Survey on Modeling Issues Using the Machine Description Language LISA," in Proceedings of the International Conference on Acoustics, Speech, and Signal Processing (ICASSP), Salt Lake City, May 2001.

  4. T. Gl¨okler, S. Bitterlich, and H. Meyr, "DSP Core Verification Using Automatic Test Case Generation," in Int. Conf. on Acoustics, Speech, and Signal Processing 2000, Istanbul, Turkey, June 2000.

  5. M.K. Jain, M. Balakrishnan, and A. Kumar, "ASIP Design Methodologies: Survey and Issues," in Proc. of 14th CSI/IEEE Intl. Conf. on VLSI Design, Bangalore, India, Jan. 2001.

  6. M. Itoh, et al., "PEAS-III: An ASIP Design Environment," in 2000 IEEE Int, Conf. on Computer Design: VLSI in Computers & Processors, Sep. 2000, pp. 430-436.

  7. J.-H. Yang et al., "MetaCore: An Application-Specific Programmable DSP Development System," in IEEE Transactions on Very Large Scale Integration Systems, vol. 8, no. 2, April 2000, pp. 173-183.

    Article  Google Scholar 

  8. G. Hadjiyiannis, P. Russo, and S. Devadas, "A Methodology for Accurate Performance Evaluation in Architecture Exploration," in 36th Design Automation Conference, New Orleans, June 1999.

  9. F. Onion, A. Nicolau, and N. Dutt, "Incorporating Compiler Feedback Into the Design of ASIPs," in Proc. of European Design and Test Conference, 1995, pp. 508-513.

  10. R. Leupers, Retargetable Code Generation for Digital Signal Processors, Kluwer Academic Publishers, 1997.

  11. M. Santarini, http://www.eetimes.com/story/OEG20001120S-0028, 2000.

  12. J. Scott, L.H. Lee, J. Arends, and Bill Moyer, "Designing the Low-Power M·Core Architecture," M·Core Technology Center; Motorola Inc., www.mot.com/SPS/MCORE/pdf container/ lowpower.pdf, 04.04.2001.

  13. S. Pees, A. Hoffmann, V. Zivojnovic, and H. Meyr, "LISA-Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures," in 36th Design Automation Conference, New Orleans, June 1999.

  14. T. Gl¨okler and S. Bitterlich, "Power Efficient Semi-Automatic Instruction Encoding for Application-Specific Instruction Set Processors," in Int. Conf. on Acoustics, Speech, and Signal Processing 2001, Salt Lake City, Utah, USA, May 2001.

  15. http://www.synopsys.com, Synopsys Inc., Mountain View, CA, USA, 2001.

  16. V. Tiwari, D. Singh, S. Rajgopal, G. Mehta, R. Patel, and F. Baez, "Reducing Power in High-Performance Microprocessors," in 35th Design Automation Conference, CA, USA, June 1998.

  17. V. Tiwari, S. Malik, A. Wolfe, and T.C. Lee, "Instruction Level Power Analysis and Optimization of Software," Journal of VLSI Signal Processing Systems, vol. 13, no. 2, Aug. 1996.

  18. http://www.sequencedesign.com, Sequence Design Inc., Santa Clara, CA, USA, 2001.

  19. T. Gl¨okler, S. Bitterlich, and H. Meyr, "Increasing the Power Ef-ficiency of Application-Specific Instruction Set Processors Using Data-Path Optimization," in 2000 IEEEWorkshop on Signal Processing, Lafayette, Louisiana, USA, Oct. 2000.

  20. "Product Brief SQC 6100-Terrestrial Receiver for DVBT," INFINEON AG, Germany, www.infineon.com/products/ ics/pdf/sqc 10b.pdf, 2000.

  21. J.E. Volder, "The CORDIC Trigonometric Computing Technique," IRE Trans. on Electron. Computers, vol. EC-8, no. 3, 1959, pp. 330-334.

    Article  Google Scholar 

  22. O. Wahlen, T. Gl¨okler, A. Nohl, A. Hoffmann, R. Leupers, and H. Meyr, "Application Specific Architecture/Compiler Codesign: ACase Study," SCOPESWorkshop 2002, Berlin, Germany, June 2002.

  23. T. Claasen, "High Speed: Not the Only Way to Exploit the Intrinsic Computational Power of Silicon," in Int. Solid State Circ. Conf. 97, Digest of Tech. Papers, 1997.

  24. G.K. Yeap, Practical Low Power Digital Design, Kluwer Academic Publishers, 1998.

  25. W.E. Dougherty and D.E. Thomas, "Modeling and Automating Selection of GuardingTechniques for Datapath Elements," in Int. Symposium on Low Power Electronics and Design, ISLPED99, San Diego, CA, Aug. 16-17, 1999.

  26. http://www.ti.com, Texas Instruments, Dallas, TX, USA.

  27. L. Hennessy and D.A. Patterson, "Computer Architecture: A Quantitative Approach," (2nd ed.), Morgan Kaufmann Publishers, Inc., San Francisco, CA, 1996. 246 Gl¨okler, Hoffmann and Meyr

    MATH  Google Scholar 

  28. H. Dawid and H. Meyr, "Digital Signal Processing for Multimedia Systems," K. Parhi and T. Nishitani (Eds.), Marcel Dekker Inc., 1999, pp. 623-652.

Download references

Author information

Authors and Affiliations

  1. Institute for Integrated Signal Processing Systems (ISS), Technical University of Aachen, D-52056, Aachen, Germany

    Tilman Glökler, Andreas Hoffmann & Heinrich Meyr

Authors
  1. Tilman Glökler
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Andreas Hoffmann
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Heinrich Meyr
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Glökler, T., Hoffmann, A. & Meyr, H. Methodical Low-Power ASIP Design Space Exploration. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 33, 229–246 (2003). https://doi.org/10.1023/A:1022167611720

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1022167611720

Search

Navigation