Abstract
A 4 GHz ΔΣ fractional-N frequency synthesizer for wireless communications applications is implemented in a 0.35 μm BiCMOS process. The synthesizer achieves a close-in phase noise of −66 dBc/Hz. The key building blocks are an ECL multiple-modulus prescaler employing the phase-switching architecture to minimize the power dissipation, a digital third-order MASH ΔΣ-modulator that controls the modulus of the prescaler, a very linear phase detector that enables the synthesizer to achieve a low close-in phase noise, and a chargepump providing a constant output current over a large output voltage range. The power dissipation of the synthesizer chip is 27.7 mW from a 2.7 V supply.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Pärssinen, A., Jussila, J., Ryynänen, J., Sumanen, L. and Halonen, K. A. I., “A 2-GHz wide-band direct conversion receiver for WCDMA applications.” IEEE Journal of Solid-State Circuits 34(12), December 1999.
Crols, J. and Steyaert, M., “A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology.” IEEE Journal of Solid-State Circuits 30(12), pp. 1483–1492, December 1995.
Vankka, J., Waltari, M., Kosunen, M. and Halonen, K. A. I., “A direct digital synthesizer with an on-chip D/A-converter.” IEEE Journal of Solid-State Circuits 33(2), pp. 218–227, February 1998.
Stensby, J. L., Phase-Locked Loops: Theory and Applications. CRC Press, 1997.
Rohde, U. L., Microwave and Wireless Synthesizers: Theory and Design. John Wiley & Sons, 1997.
Vaucher, C., “Synthesizer Architectures,” in Proc. AACD, 1997.
Memmler, B., Goetz, E. and Schoenleber, G., “New fast-lock PLL for mobile GSM GPRS applications,” in Proc. ESSCIRC, pp. 468–471, 2000.
Tanis,W. J., “Frequency synthesizer having fractional frequency divider in phase-locked loop.” U.S. Patent 3,959,737, 25 May, 1976.
Riley, T. A. D., Copeland, M. A. and Kwasniewski, T. A., “Delta-sigma modulation in fractional-N frequency synthesis.” IEEE Journal of Solid-State Circuits 28, pp. 553–559, May 1993.
Orsatti, P., Piazza, F., Huang, Q. and Morimoto, T., “A 20 m-Areceive 55 mA-transmit GSM transceiver in 0.25 µm CMOS,” in Proc. ISSCC, pp. 232–233, 1999.
Perrott, M. H., Tewksbury III, T. L. and Sodini, C. G., “A 27-mWCMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation.” IEEE Journal of Solid-State Circuits 32(12), pp. 2048–2060, December 1997.
Filiol, N. M., Riley, T. A. D., Plett, C. and Copeland, M. A., “An agile ISM band frequency synthesizer with built-in GMSK data modulation.” IEEE Journal of Solid-State Circuits 33(7), pp. 998–1008, July 1998.
Razavi, B., “A study of phase noise in CMOS oscillators.” IEEE Journal of Solid-State Circuits 31(3), pp. 331–343, March 1996.
“GSM Technical Specification: Digital cellular telecommunications system (Phase 2+); Radio transmission and reception (GSM 05.05).” European Telecommunications Standards Institute (ETSI), March 1996.
Craninckx, J. and Steyaert, M. S. J., “A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-µm CMOS.” IEEE Journal of Solid-State Circuits 31, pp. 890–897, July 1996.
Norsworthy, S. R., Schreier, R. and Temes, G. C., “Delta-sigma data converters: theory, design, and simulation.” IEEE Press, 1997.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Ahola, R., Halonen, K. A 4 GHz ΔΣ Fractional-N Frequency Synthesizer. Analog Integrated Circuits and Signal Processing 34, 77–87 (2003). https://doi.org/10.1023/A:1021966716185
Issue Date:
DOI: https://doi.org/10.1023/A:1021966716185