Skip to main content
Log in

Performance optimization of wireless local area networks through VLSI data compression

Wireless Networks Aims and scope Submit manuscript

Abstract

In contrast to wireline communication, the physical bandwidth of RF wireless communication systems is relatively limited and is unlikely to grow significantly in the future. Hence it is advantageous to increase the effective bandwidth of communication channels at the expense of complex processing at both the sending and receiving entities. In this paper we present a real-time, low-area, and low-power VLSI lossless data compressor based on the first Lempel–Ziv algorithm (Ziv and Lempel, 1977) to improve the performance of wireless local area networks. Our architecture can achieve an average compression rate of 50 Mbps thus providing sufficient performance for all current and most foreseeable future wireless LANs. Since the architecture including a dictionary contains less than 40 K transistors and consumes approximately 70 mW in 1.2μ CMOS, it enables low-cost, adaptive, and transparent data compression to be employed in wireless LANs. Its small size allows it to be implemented on an ASIC, as part of a new DSP, or in configurable FPGA technology. To estimate the impact of VLSI compression, we use network simulations to analyze the performance and the power consumption of the compression in the context of a WLAN protocol. In particular, we consider the proposed IEEE WLAN protocol standard 802.11 (IEEE Standard Group, 1994). The compression ratio is modeled as a random variable with a Gaussian distribution based on empirical studies (Cressman, 1994; Pawlikowski et al., 1995). Our results show that efficient real-time data compression can greatly improve the throughput and the delay of a medium-to-heavily loaded network while minimizing the average power vs. throughput ratio.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. D. Bantz and F. Bauchot, Wireless LAN design alternatives, IEEE Networks (March 1994) 43–53.

  2. V. Bharaghavan, A. Demers, S. Shenaker and L. Zhang, MACAW: A media access protocol for wireless LANs, ACM Computer Communication Review (1994) 212–224.

  3. T. Burd, Low power CMOS library design methodology, Master's thesis, University of California, Berkeley.

  4. A. Chandrakasan and R. Brodersen, Minimizing power consumption in digital CMOS circuits, Proceedings of the IEEE 83(4) (April 1995) 498–523.

    Google Scholar 

  5. K. Chen, Medium access control of wireless LANs for mobile computing, IEEE Networks (September 1994) 50–63.

  6. D.J. Craft, ADLC and a pre-processor extension, BDLC, provide ultra fast compression for general-purpose and bit-mapped image data, in: Proc. Data Compression Conference (1995) p. 440.

  7. D. Cressman, Analysis of data compression in the DLT2000 tape drive, Digital Technical Journal (Spring 1994) 62–71.

  8. G. Gerosa et al., A 2.2 W, 80 Mhz superscalar RISC microprocessor, IEEE Journal of Solid State Circuits 29(12) (December 1994) 1440– 1454.

    Google Scholar 

  9. IEEE Standard Group, Wireless LAN Medium Access Control and Physical Layer Specifications (IEEE Standard Department, Piscataway, NJ, December 1994).

    Google Scholar 

  10. B. Jung and W. Burleson, Efficient VLSI for Lempel–Ziv data compression in wireless data communication networks, submitted to IEEE Transaction on VLSI Systems for review.

  11. B. Jung, Y. Jeong and W.P. Burleson, Distributed control synthesis for data-dependent iterative algorithms, in: IEEE Int. Conf. on Application Specific Array Processors (1994).

  12. S.Y. Kung, VLSI Array Processors (Prentice-Hall, Englewood Cliffs, NJ, 1988).

    Google Scholar 

  13. E. Nusinov and J. Pasco-Anderson, High-performance multi-channel data compression chip, in: Proc. of IEEE Custom Integrated Circuits Conference (1994) pp. 203–206.

  14. K. Pahlavan and A. Levesque, Wireless data communications, Proceedings of IEEE (September 1994) 1398–1430.

  15. K. Pawlikowski, T. Bell, H. Emberson and P. Ashton, Compression of Data Traffic in Packet-Based LANs, in: Proc. IEEE Int. Data Compression Conference (1995).

  16. J. Storer and T.G. Szymanski, Data compression via textual substitution, Journal of ACM (October 1982) 928–951.

  17. VERILOG-XL Manual, Version 1.6 (Cadence Design Systems Inc., March 1991).

  18. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design (Addison-Wesley, Reading, MA, 1994).

    Google Scholar 

  19. J. Yuan and C. Svensson, High-speed CMOS circuit technique, IEEE Journal of Solid State Circuits 24(1) (February 1989) 62–70.

    Google Scholar 

  20. R. Zito-Wolf, A systolic architecture for sliding-window data compression, in: Proc. IEEE Workshop on VLSI Signal Processing (1992) pp. 339–351.

  21. J. Ziv and A. Lempel, A universal algorithm for sequential data compression, IEEE Transactions on Information Theory 23(3) (1977) 337–343.

    Google Scholar 

  22. J. Ziv and A. Lempel, Compression of individual sequence via variable rate coding, IEEE Transactions on Information Theory 24 (1978) 530–536.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Jung, B., Burleson, W.P. Performance optimization of wireless local area networks through VLSI data compression. Wireless Networks 4, 27–39 (1998). https://doi.org/10.1023/A:1019171015383

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1019171015383

Keywords

Navigation