Skip to main content
Log in

An Integrated Approach to Testing Embedded Cores and Interconnects Using Test Access Mechanism (TAM) Switch

Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

The present paper introduces a new strategy for testing embedded cores using Test Access Mechanism (TAM) switches. An algorithm has been proposed for testing the cores using the TAM switch architecture. In addition, a scheme for testing the interconnections between cores in parallel is also presented. Experiments have been carried out on several synthetic SOC benchmarks. Results show significant optimization of area overhead as well as test time.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

References

  1. D. Bagchi, D.R. Chowdhury, and J. Mukherjee, “A Novel Strategy to Test Core Based Designs, ” VLSi Design, pp. 122–127, 2001.

  2. K. Chakrabarty, “Test Scheduling for Core-Based Systems, ” in Proc. Intl. Conf. on Computer Aided Design (ICCAD), Nov. 1999, pp. 391–394.

  3. K. Chakrabarty, “Design of a System-on a Chip Test Access Architectures Using Integer Linear Programming, ” VTS 2000, pp. 127–134.

  4. K. Chakrabarty, “Design of System-on-a-Chip Test Access Architectures Using Integer Linear Programming, ” in Proc. IEEE VLSI Test Symposium (VTS), Montreal, Canada, April 2000, pp. 127–134.

  5. K. Chakrabarty, “Design of System-on-a-Chip Test Access Architectures Under Place-and-Route and Power Constraints, ” in Proc. ACM/IEEE Design Automation Conference (DAC), Los Angeles, CA, June 2000, pp. 432–437.

  6. K. Chakrabarty, “Test Scheduling for Core-Based Systems Using Mixed Integer Linear Programming, ” IEEE TCAD, vol. 19, pp. 1163–1174, Oct. 2000.

    Google Scholar 

  7. I. Ghosh, S. Dey, and N.K. Jha, “A Fast and Low Cost Technique for Core-Based System-on-Chip, ” in Proc. Design Automation Conference, San Francisco, CA, June 1998.

  8. E.J. Marinissen et al., “A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores, ” in Proc. Intl. Test Conference, Washington DC, Oct. 1998.

  9. E.J. Marinissen, S.K. Goel, and M. Lousberg, “Wrapper Design for Embedded Core Test, ” in Proc. IEEE Intl. Test Conference, Oct. 2000.

  10. Y. Zorian, E.J. Marinissen, and S. Dey, “Testing Embedded-Core Based System Chips, ” in Proc. Intl. Test Conference,Washington DC, Oct. 1998.

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Basu, S., Sengupta, I., Roy Chowdhury, D. et al. An Integrated Approach to Testing Embedded Cores and Interconnects Using Test Access Mechanism (TAM) Switch. Journal of Electronic Testing 18, 475–485 (2002). https://doi.org/10.1023/A:1016549725661

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1016549725661

Navigation