ScienceDirect® Home Skip Main Navigation Links
You have guest access to ScienceDirect. Find out more.
 
Home
Browse
My Settings
Alerts
Help
 Quick Search
 Search tips (Opens new window)
    Clear all fields    
advertisementadvertisement
Simulation Practice and Theory
Volume 5, Issue 2, 14 February 1997, Pages 137-151
 
Font Size: Decrease Font Size  Increase Font Size
 Abstract - selected
Purchase PDF (1089 K)

 
 
 
Related Articles in ScienceDirect
View More Related Articles
 
View Record in Scopus
 
doi:10.1016/S0928-4869(96)00003-1    How to Cite or Link Using DOI (Opens New Window)
Copyright © 1997 Published by Elsevier Science B.V.

A methodology for digital real time simulation of dynamic systems using modern DSPs

KreImage imir Image osiImage a, Corresponding Author Contact Information, Ivica KoprivaE-mail The Corresponding Author, a and Tomislav Image ikiImage E-mail The Corresponding Author, b

a Faculty of Electrical Engineering, Vukovarska 39, 10000, Zagreb, Croatia b Department of Mathematics, University of Zagreb, BijeniImage ka 30, 10000, Zagreb, Croatia

Received 1 December 1994; 
revised 5 March 1996. 
Available online 12 May 1998.

Purchase the full-text article



References and further reading may be available for this article. To view references and further reading you must purchase this article.

Abstract

The speedup factor in real time simulation of dynamic systems using multiprocessor resources depends on: the architecture of the multiprocessor system, type of interconnection between parallel processors, numerical methods and techniques used for discretization and task assignment and scheduling policy. The minimization of the number of processors needed for real time simulation requires the minimization of processors times for interprocessor communications and efficient scheduling policy. Therefore, this article presents a methodology for the real time simulation of dynamic systems including a new pre-emptive static assignment and scheduling policy. The advantages of applying digital signal processor with parallel architecture, for example TMS320C40, in real time simulation have been described. Some important issues in real time architectures necessary for efficient multiprocessor real time simulations, such as multiple I/O channels, concurrent I/O and CPU processing, direct high speed interprocessor communications, fast context switching, multiple busses, multiple memories, and powerful arithmetic units are inherent to this processor. These features minimize interprocessor communication time and maximize sustained CPU performance.

Author Keywords: Real time simulations; Parallel processing; Pre-emptive static scheduling policy; Hard deadline periodic tasks; Digital signal processors; Asynchronous parallel interprocessor communication

Article Outline

• References

Simulation Practice and Theory
Volume 5, Issue 2, 14 February 1997, Pages 137-151
 
Home
Browse
My Settings
Alerts
Help
Elsevier.com (Opens new window)
About ScienceDirect  |  Contact Us  |  Information for Advertisers  |  Terms & Conditions  |  Privacy Policy
Copyright © 2008 Elsevier B.V. All rights reserved. ScienceDirect® is a registered trademark of Elsevier B.V.