ScienceDirect® Home Skip Main Navigation Links
You have guest access to ScienceDirect. Find out more.
 
Home
Browse
My Settings
Alerts
Help
 Quick Search
 Search tips (Opens new window)
    Clear all fields    
advertisementadvertisement
Microprocessors and Microsystems
Volume 27, Issue 1, 1 February 2003, Pages 19-31
 
Font Size: Decrease Font Size  Increase Font Size
 Abstract - selected
Article
Purchase PDF (467 K)

 
 
 
Related Articles in ScienceDirect
View More Related Articles
 
View Record in Scopus
 
doi:10.1016/S0141-9331(02)00082-0    How to Cite or Link Using DOI (Opens New Window)
Copyright © 2002 Elsevier Science B.V. All rights reserved.

Real-time event-handling and scheduling on a multithreaded Java microcontroller

J. KreuzingerE-mail The Corresponding Author, a, U. BrinkschulteE-mail The Corresponding Author, b, M. PfefferE-mail The Corresponding Author, c, S. UhrigE-mail The Corresponding Author, c and Th. UngererCorresponding Author Contact Information, E-mail The Corresponding Author, c

a Institute for Computer Design and Fault Tolerance, University of Karlsruhe, D-76128, Karlsruhe, Germany b Institute for Process Control Automation and Robotics, University of Karlsruhe, D-76128, Karlsruhe, Germany c Institute of Computer Science, University of Augsburg, D-86159, Augsburg, Germany

Received 14 November 2001; 
revised 1 August 2002; 
accepted 30 September 2002. ;
Available online 6 November 2002.

Purchase the full-text article



References and further reading may be available for this article. To view references and further reading you must purchase this article.

Abstract

Our aim is to investigate the suitability of hardware multithreading for real-time event handling in combination with appropriate real-time scheduling techniques. We designed and evaluated a multithreaded microcontroller based on a Java processor core. Java threads are used as Interrupt Service Threads (ISTs) instead of the Interrupt Service Routines (ISRs) of conventional processors. Our proposed Komodo microcontroller supports multiple ISTs with zero-cycle context switching overhead. A so-called priority manager implements several real-time scheduling algorithms in hardware.

We show the feasibility of a hardware real-time scheduler integrated deeply into the processor pipeline with a VHDL design and its synthesis. Evaluations with a software simulator and real-time applications as benchmarks show that hardware multithreading reaches a 1.2–1.4 performance increase for hard real-time applications (multithreading without latency utilization) and a 2.0–2.6 speedup by latency utilization for programs without hard real-time requirements. With respect to real-time scheduling on a multithreaded microcontroller, the Least Laxity First (LLF) scheme outperforms the Fixed Priority Preemptive (FPP), Earliest Deadline First (EDF), and Guaranteed Percentage (GP) schemes, but suffers from the highest implementation costs.

Author Keywords: Multithreaded processor; Java processor; Multithreaded microcontroller; Real-time scheduling; Real-time event handling

Article Outline

1. Introduction
2. The Komodo system architecture
3. Interrupt service threads and real-time scheduling
3.1. The interrupt service thread concept
3.2. Real-time scheduling algorithms
3.3. The IST concept compared to ISR and AST
4. The Komodo microcontroller
4.1. Processor core
4.2. The priority manager
4.3. The IST concept in the Komodo microcontroller
5. Evaluation of the IST concept and the Komodo microcontroller
5.1. Qualitative features
5.2. Synthesis of the priority manager
5.3. Quantitative evaluation
5.3.1. Evaluation methodology
5.3.2. Analytical comparison with the picoJava-II
5.3.3. Measurements for multithreading and scheduling
5.3.4. Varying the load/store latencies
6. Conclusions
References












 
Home
Browse
My Settings
Alerts
Help
Elsevier.com (Opens new window)
About ScienceDirect  |  Contact Us  |  Information for Advertisers  |  Terms & Conditions  |  Privacy Policy
Copyright © 2008 Elsevier B.V. All rights reserved. ScienceDirect® is a registered trademark of Elsevier B.V.