VLSI layouts of complete graphs and star graphs
References (28)
- et al.
A group theoretic model for symmetric interconnection networks
- et al.
The star graph: an attractive alternative to the n-cube
- et al.
Parallel Computational Geometry
(1993) - et al.
A well-behaved enumeration of star graphs
IEEE Trans. Parallel Distrib. Systems
(1995) Relating routing graphs and two-dimensional grids
- et al.
Tightly connected hierarchical interconnection networks for parallel processors
- et al.
dBCube: a new class of hierarchical multiprocessor interconnection networks with area efficient layout
IEEE Trans. Parallel Distrib. Systems
(1993) - et al.
A comparative study of topological properties of hypercubes and star graphs
IEEE Trans. Parallel Distrib. Systems
(1994) - et al.
A recursively scalable network VLSI implementation
- et al.
Algorithms and properties of a new two-level network with folded hypercubes as basic modules
IEEE Trans. Parallel Distrib. Systems
(1995)
Efficient VLSI layouts for homogeneous product networks
IEEE Trans. Comput.
(1997)
Hierarchical cubic networks
IEEE Trans. Parallel Distrib. Systems
(1995)
A class of recursive interconnection networks: architectural characteristics and hardware cost
IEEE Trans. Circuits and Sys., I: Fundamental Theory and Applications
(1994)
On the genus of star graphs
IEEE Trans. Comput.
(1994)
Cited by (0)
Copyright © 1998 Published by Elsevier B.V.