BLITZEN: A highly integrated massively parallel machine☆
References (16)
Design of a massively parallel processor
IEEE Trans. Comput.
(Sept. 1980)Array unit
The architecture of tomorrow's massively parallel computer
- et al.
Processing element and custom chip architecture for the BLITZEN massively parallel processor
MCNC Tech. Rep. TR87-22
(1987) - et al.
Architecture and operation of the BLITZEN processing element
Report from the MPP Working Group to the NASA Associate Administrator for Space Science and Applications
NASA Tech. Memorandum 87819
(November, 1987)- et al.
Implementing neural network models on parallel computers
Comput. J
(1987) A VLSI chip set for a massively parallel architecture
There are more references available in the full text version of this article.
Cited by (29)
Managing Control Asynchrony on SIMD Machines-a Survey
1999, Advances in ComputersThe GIOTTO system: A parallel computer for image processing
1997, Real-Time ImagingDetection of circular objects by wave propagation on a mesh-connected computer
1995, Journal of Parallel and Distributed ComputingThe Blitzen array processor as second level trigger element: Evaluation of performance on CDF calorimeter data
1995, Nuclear Inst. and Methods in Physics Research, AA data-parallel fp compiler
1994, Journal of Parallel and Distributed ComputingReal-time parallel processing in high energy physics: architecture of the Blitzen data acquisition system
1994, Microprocessing and Microprogramming
- ☆
This work was supported in part by NASA Goddard Space Flight Center under Contract Number NAG-5-966 to the Microelectronics Center of North Carolina. Professor Reif is also supported by Contracts ONR N00014-80-C-0647, Air Force AFOSR-87-0386, ONR N00014-87-K0310, NSF CCR-8696134, DARPA/ARO DAAL03-88-K-0195, and DARPA/ISTO N00014-88-K-0458.
Copyright © 1990 Published by Elsevier Inc.