ScienceDirect® Home Skip Main Navigation Links
You have guest access to ScienceDirect. Find out more.
 
Home
Browse
My Settings
Alerts
Help
 Quick Search
 Search tips (Opens new window)
    Clear all fields    
 
Font Size: Decrease Font Size  Increase Font Size
 Abstract - selected
Purchase PDF (829 K)

Article Toolbox
  E-mail Article   
  Add to my Quick Links   
Bookmark and share in 2collab (opens in new window)
Request permission to reuse this article
  Cited By in Scopus (0)
 
 
 
Related Articles in ScienceDirect
View More Related Articles
 
View Record in Scopus
 
doi:10.1016/0165-6074(89)90062-8    
How to Cite or Link Using DOI (Opens New Window)

Copyright © 1989 Published by Elsevier Science B. V.

MVM: A GaAs microprocessor for critical real-time applications

Purchase the full-text article



References and further reading may be available for this article. To view references and further reading you must purchase this article.

Antonio Núñez and David Carnal

ETSII University of Las Palmas 35017, Las Palmas, Spain

School of Electrical Engineering Purdue University, West Lafayette, IN 47907, USA


Available online 14 August 2003.

Abstract

The MVM processor is a 16-bit GaAs microprocessor designed for speed-demanding signal processing and controls environments. A number of design trade-offs were made in order to tune up the design for the target workload model (a set of Purdue University benchmarks for signal processing and control). A major goal was to exploit the inherent speed of the technology while coping with problems such as its very limited density of integration, high off-chip speed penalty, and the high cost of implementing large GaAs memory systems. To that end several new and innovative techniques such as vertical migration, direct compilation to microcode, and multiple ALU design, have been exploited. The pipeline hazard control is moved to the compilation phase. Program memory (microcode) and data memory are external to the chip. The memory is two-way interleaved and can be implemented not only in GaAs but in advanced silicon ECL and CMOS technologies with access time under 20 ns. The design takes 21 K transistors, including a seven window dual port register file, and the data path. The system is clocked at 400 MHz. The peak throughput of this uniprocessoy system is 133 MIPS.

Article Outline

• References

 
Home
Browse
My Settings
Alerts
Help
Elsevier.com (Opens new window)
About ScienceDirect  |  Contact Us  |  Information for Advertisers  |  Terms & Conditions  |  Privacy Policy
Copyright © 2008 Elsevier B.V. All rights reserved. ScienceDirect® is a registered trademark of Elsevier B.V.