ScienceDirect® Home Skip Main Navigation Links
You have guest access to ScienceDirect. Find out more.
 
Home
Browse
My Settings
Alerts
Help
 Quick Search
 Search tips (Opens new window)
    Clear all fields    
advertisementadvertisement
Microprocessing and Microprogramming
Volume 23, Issues 1-5, March 1988, Pages 273-277
 
Font Size: Decrease Font Size  Increase Font Size
 Abstract - selected
Purchase PDF (326 K)

 
 
 
Related Articles in ScienceDirect
View More Related Articles
 
View Record in Scopus
 
doi:10.1016/0165-6074(88)90368-7    How to Cite or Link Using DOI (Opens New Window)
Copyright © 1988 Published by Elsevier Science B. V.

A sorting procesxsor for microcomputers*1

Emil Jovanova, Tihomir AleksiImage b, Zoran Stojkova and DuImage an StarImage eviImage a

a Institute “MIHAJLO PUPIN” Computer Systems Department Volgina 15, 11000, Beograd, Yugoslavia b Electrotechnical Faculty Bulevar Revolucije 73, 11000, Beograd, Yugoslavia

Available online 14 August 2003.

Purchase the full-text article



References and further reading may be available for this article. To view references and further reading you must purchase this article.

Abstract

File or database processing in business oriented microcomputers requires frequent data sorting. In a situation of modest system resources of microcomputers, applied software sorting procedures may not be efficient enough for some applications. An alternative approach is to achieve fast sorting by means of specialized hardware. Known hardware sorters are not economically justified for low cost microcomputers. As an efficient and cost-effective solution, we propose a new concept of a sorting processor for microcomputers, SPR. The SPR is dedicated to accelerate sorting and sort-based database operations. The sorting method is radix sort with 64K radix. The paper presents the basic algorithm and hardware organization of the SPR. A detailed functional description of the sorting operation is given. Using the SPR a sorting algorithm achieves an order of complexity O(N) with specific sorting speed within a few microseconds per 16-bit word. The described hardware is convenient for VLSI implementation.

Article Outline

• References

 
Home
Browse
My Settings
Alerts
Help
Elsevier.com (Opens new window)
About ScienceDirect  |  Contact Us  |  Information for Advertisers  |  Terms & Conditions  |  Privacy Policy
Copyright © 2008 Elsevier B.V. All rights reserved. ScienceDirect® is a registered trademark of Elsevier B.V.