Abstract
According to the SRAM-based FPGA’s single event effect problem in space application, single event upset induced multi-block error (SEU-MBE) phenomenon and its mitigation strategy are studied in the paper. After analyzing the place and route result, the paper points out that the essence of SEU-MBE is that some important modules exceed the safe internal distance. Two approaches, area constraint method (ACM) and incremental route algorithm (IRA), are proposed, which can reduce the error rate by manipulating programmable switch matrix and interconnection points within FPGA route resource. Fault injection experiments indicate that error detection rate is above 98.6% for both strategies, and FPGA resources increment and performance penalty are around 10%.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Joseph J F, Austin L, Carmichael C, et al. The NSEU response of static Latch-based FPGAs. In: Proceedings of IEE Seminar on Cosmic Radiation—Single Event Effects and Avionics. London: Institution of Engineering and Technology, 2005. 4-1–4-25
Norton C D, Werne T A, Pingree P J, et al. An evaluation of the Xilinx Virtex-4 FPGA for on-board processing in an advanced imaging system. In: Proceedings of 2009 IEEE Aerospace Conference. Big Sky, MT, United states: IEEE Computer Society, 2009. 1–9
Irom F, Farmanesh F F. Frequency dependence of single-event upset in advanced commercial PowerPC microprocessors. IEEE Trans Nuclear Sci, 2004, 51: 3505–3509
Xing K F, Yang J, Wang Y K, et al. Study on the anti-radiation technique for Xilinx SRAM-based FPGA. Chinese J Astronaut, 2007, 28: 123–129
Pratt B, Caffrey M, Graham P, et al. Improving FPGA design robustness with partial TMR. In: Proceedings of 2006 IEEE International Reliability Physics Symposium. San Jose, CA: Institute of Electrical and Electronics Engineers Inc., 2006. 226–232
Sterpone L, Violante M. Analysis of the robustness of the TMR architecture in SRAM-based FPGAs. IEEE Trans Nuclear Sci, 2005, 52: 1545–1549
Tomczak M, Swiercz B, Napieralski A. Fault-tolerant VHDL descriptions: A case study for SEU-tolerant digital library. In: Proceedings of SPIE—The International Society for Optical Engineering. Wilga, Poland: SPIE, 2006. 63470D
Baloch S, Arslan T, Stoica A. An efficient technique for preventing single event disruptions in synchronous and reconfigurable architectures. In: Proceedings of 1st NASA/ESA Conference on Adaptive Hardware and Systems. Istanbul: Institute of Electrical and Electronics Engineers Computer Society, 2006. 292–295
Baloch S, Arslan T, Stoica A. Design of a novel soft error mitigation technique for reconfigurable architectures. In: Proceedings of 2006 IEEE Aerospace Conference. Big Sky, United states: Institute of Electrical and Electronics Engineers Computer Society, 2006. 1–9
Justin D L, Wieslaw K B, Robert K G, et al. Full-field strain methods for investigating failure mechanism in triaxial braided composites. In: Proceedings of the 11th Aerospace Division International Conference on Engineering, Science, Construction, and Operations in Challenging Environments. Long Beach, CA: American Society of Civil Engineers, 2008. 1–12
Ceschia M, Violante M, Reorda M S, et al. Identification and classification of single-event up sets in the configuration memory of SRAM-based FPGAs. Trans Nuclear Sci, 2003, 50: 2088–2094
Kastensmidt F L, Sterpone L, Carro L, et al. On the optimal design of triple modular redundancy logic for SRAM-based FPGAs. In: Proceedings of Design, Automation and Test in Europe. Munich: Institute of Electrical and Electronics Engineers Inc, 2005, 2: 1290–1295
Sterpone L, Violante M. A new reliability-oriented place and route algorithm for SRAM-based FPGAs. IEEE Trans Computers, 2006, 55: 732–744
Xilinx, Virtex-II Platform FPGAs: Complete Data Sheet (DS031, V3.4), http://www.xilinx.com, 2005
Xilinx, Virtex-II Platform FPGA User Guide (UG002 v2.0), http://www.xilinx.com, 2005
Andres U, Eduardo S. Evolving hardware by dynamically reconfiguring Xilinx FPGAs. In: Proceedings of 2005 International Conference on Evolvable Systems. Sitges: Springer Verlag, 2005. 56–65
Yana E K, Didier J, Torre E, et al. Virtex II bitstream manipulation: application to reconfiguration control systems. In: Proceedings of 16th IEEE International Conference on Field Programmable Logic and Applications. Madrid: Institue of Electrical and Electronics Engineers Computer Society, 2006. 717–720
Violante M, Ceschia M, Reorda M S. Analyzing SEU effects in SRAM-based FPGAs. In: Proceedings of 9th IEEE International On-Line Testing Symposium. Kos Island, Greece: IEEE Computer Society, 2003. 119–123
Colm F. Crossbar switch implemented in FPGAs. Xilinx White Paper (WP166 v1.0), http://www.xilinx.com, 2002
Kim S J, Seong P H, Lee J S, et al. A method for evaluating fault coverage using simulated fault injection for digitalized systems in nuclear power plants. Reliab Eng & Syst Saf, 2006, 91: 614–623
Choi J G, Seong P H. Dependability estimation of a digital system with consideration of software masking effects on hardware faults. Reliab Eng & Syst Saf, 2001, 71: 45–55
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Xing, K., Yang, J., Zhang, C. et al. Single event upset induced multi-block error and its mitigation strategy for SRAM-based FPGA. Sci. China Technol. Sci. 54, 2657–2664 (2011). https://doi.org/10.1007/s11431-011-4542-6
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11431-011-4542-6