Skip to main content
Log in

GaAs backside via-hole etching using ICP system

  • Published:
Science in China Series E: Technological Sciences Aims and scope Submit manuscript

Abstract

A high etch rate GaAs via-hole process was studied in an inductively coupled plasma system using Cl2/BCl3 gas system. The effects of process parameters on the GaAs etch rate were investigated. The influences of photoresist SiO2 and Ni masks on the resultant profiles were also studied by scanning electron microscopy. A maximum etch rate of 8.9 μm/min was obtained and the etched profiles were optimized.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Nam P S, Ferreira L M, Lee T Y, et al. Study of grass formation in GaAs backside via etching using inductively coupled plasma system. J Vac Sci Tech B, 2000, 18(6): 2780–2784

    Article  Google Scholar 

  2. Giehl A R, Gumbel M, Kessler M, et al. Deep dry etching of GaAs and GaSb using Cl2/Ar plasma discharges. J Vac Sci Tech B, 2003, 21(6): 2393–2397

    Article  Google Scholar 

  3. Costello K L, Rios-Wasson C S, Daly T K, et al. Through substrate via etching and cleaning for high volume production demands. In: The International Conference on Compound Semiconductor Manufacturing Technology. GaAs MANTECH 2002, 06d

  4. Burton R H, Gottscho R A, Smolinsky G. Dry Etching for Microelectronics. New York: Elsevier Science, 1982, 95–107

    Google Scholar 

  5. Abraham-Shrauner B, Nordheden K J, Lee Y S. Model for etch depth dependence on GaAs via hole diameter. J Vac Sci Tech B, 1999, 17(3): 961–964

    Article  Google Scholar 

  6. Lin S, Chang J P. Plasma etching of high dielectric constant materials on silicon in halogen chemistries. J Vac Sci Tech A, 2004, 22(1): 88–95

    Article  Google Scholar 

  7. Pearton S J, Ren F, Katz A, et al. Dry processed, through-wafer via holes for GaAs power devices. J Vac Sci Tech B, 1993, 11(2): 152–158

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Guo Xia.

Additional information

Supported by the National Natural Science Foundation of China (Grant No. 60506012), Beijing Education Committee Project (Grant No. KZ200510005003), Beijing Municipal Talented Person Education Plan Item (Grant No. 05002015200504), Beijing Municipal Scientific New-star Plan (Grant No. 2005A11) and the Hi-Tech Research and Development Program of China (Grant No. 2006AA03A121)

Rights and permissions

Reprints and permissions

About this article

Cite this article

Wang, H., Guo, X. & Shen, G. GaAs backside via-hole etching using ICP system. Sci. China Ser. E-Technol. Sci. 50, 749–754 (2007). https://doi.org/10.1007/s11431-007-0032-2

Download citation

  • Received:

  • Accepted:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11431-007-0032-2

Keywords

Navigation