Abstract
Dynamic partial reconfiguration (DPR) functionality allows implementing multi-tasks applications by exchanging tasks in a design at run-time. It is a promising solution to enhance system performances. But, the effective use of DPR is often hampered by the complexity added to the system design process. In this paper, we investigate the implementation of a multi-tasks applications using the DPR in the RVC framework. We present a resource management method which includes three steps: partitioning the application in HW/SW tasks, divided the FPGA in static and dynamic regions and placement the tasks on FPGA. The proposed method is based on using linear programming strategy to find the optimal placement of hardware tasks. We take into account the heterogeneity aspect of the device. The goal is to minimize the resource utilization and fragmentation. We use RVC technology which is based on a specific language for writing dataflow models called RVC-CAL. This language describes the application as set of blocks called actors connected through a network. To test the efficiency of our approach, we exploit the decoder MPEG-4 SP described in RVC-CAL. We measure the quality of placement in terms of tasks rejection, execution time and resource wastage. Application of different data combinations and a comparison with the state-of-the art method show the high performance of the proposed approach.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Hentati M, Aoundi Y, Nezan JF, Abid M, Deforges O (2011) FPGA dynamic reconfiguration using the RVC technology: inverse quantization case study. In: Conference on design and architectures for signal and image processing (DASIP), Finland, 2011
Kao C (2005) Benefits of partial reconfiguration take advantage of even more capabilities in your FPGA. Xcell J Xilinx I:65–67
Handa M, Vemuri R (2004) Area fragmentation in reconfigurable operating systems. In: Proceedings of the international conference on engineering of reconfigurable systems and algorithms. CSREA, pp 77–83
Mattavelli M, Amer I, Raulet M (2010) The reconfigurable video coding. IEEE Signal Process Mag 27(3):159–167
Bhattacharyya S, Brebner G, Eker J, Janneck J, Mattavelli M, von Platen C, Raulet M (2008) OpenDF—a dataflow toolset for reconfigurable hardware and multicore systems. In: First Swedish workshop on multi-core computing, MCC, Ronneby, Sweden, November 27–28, 2008, pp 27–28
Gu R, Janneck JW, Bhattacharyya SS, Raulet M, Wipliez M, Plishker W (2009) Exploring the concurrency of an MPEG RVC decoder based on dataflow program analysis. IEEE Trans Circuits Syst Video Technol 19(11):1646–1657
Janneck IJW, Mattavelli M, Raulet M, Wipliez M (2010) Reconfigurable video coding: a stream programming approach to the specification of new video coding standards. In: Proceedings of the first annual ACM SIGMM conference on multimedia systems MMSys, New York, USA, pp 223–234
Bazargan K, Kastner R, Sarrafzadeh M (2000) Fast template placement for reconfigurable computing systems. IEEE Des Test Comput 17(1):68–83
Walder H, Steiger C, Platzner M (2003) Fast online task placement on FPGAs: free space partitioning and 2d-hashing. In: Reconfigurable architectures workshop (RAW), Nice, France, April 2003
Handa M, Vemuri R (2004) An efficient algorithm for finding empty space for on line FPGA placement. In: Design automation conference (DAC), June 2004, pp 960–965
Cui J, Gu Z, Liu W, Deng D (2007) An efficient algorithm for online soft real-time task placement on reconfigurable hardware devices. In: Proceedings of 10th IEEE international symposium on object and component-oriented real-time distributed computing (ISORC). Santorini Island, Greece, May 2007, pp 321–328
Tomono M, Nakanishi M, Yamashita S, Nakajima Y, Watanabe K (2006) A new approach to online FPGA placement. In: 40th annual conference on information sciences and systems, Princeton, USA, March 2006, pp 145–150
Ahmadinia A, Bednara M, Bobda C, Teich J (2004) A new approach for on-line placement on reconfigurable devices. In: International parallel and distributed processing symposium (IPDPS), Santa Fe, USA, April 2004, pp 1–8
Lu Y, Marconi T, Gaydadjiev G, Bertels K, Meeuws R (2008) A self-adaptive on-line task placement algorithm for partially reconfigurable systems. In: Proceedings of the 22nd annual international parallel and distributed processing symposium (IPDPS 2008)—RAW2008, April 2008
ElGindy H, Middendorf M, Schmeck H, Schmidt B (2000) Task rearrangement on partially reconfigurable FPGAs with restricted buffer. In: Proceedings of the field programmable logic and applications, Vienna, Austria, August 2000, vol 1896, pp 379–388
Marconi T, Lu Y, Bertels KLM, Gaydadjiev GN (2008) Intelligent merging online task placement algorithm for partial reconfigurable systems. In: Proceedings of design, automation and test in Europe 2008 (DATE 08), Munich, Germany, March 2008, pp 1346–1351
Tabero J, Septtién J, Mecha H, Mozos D (2006) Task placement heuristic based on 3D-adjacency and look-ahead in reconfigurable systems. In: Proceedings of the design automation, Yokohama, March 2006, pp 396–401
Danne K, Stühmeier S (2005) Off-line placement of tasks onto reconfigurable hardware considering geometrical task variants. In: From specification to embedded systems application, vol 184. Springer, New York. International federation for information processing
Belaid I, Muller F, Benjemaa M (2010) New three-level resource management enhancing quality of offline hardware task placement on FPGA. Int J Reconfigurable Comput 2010
Walder H, Platzner M (2003) Online scheduling for block-partitioned reconfigurable devices. In: Design, automation and test in Europe (DATE), Munich, Germany, March, pp 290–295
Virtex-5 FPGA configuration user guide, November 2011
Rossi F, Van Beek P (2006) Handbook of constraint programming. Elsevier, Amsterdam, p 157
Wipliez M, Roquier G, Nezan J-F (2009) Software code generation for the RVC-CAL language. J Signal Process Syst
MPEG video technologies part 4: video tool library. ISO/IEC FDIS 23002-4, 2009
MPEG systems technologies part 4: codec configuration representation. ISO/IEC FDIS 23001-4, 2009
Eker J, Janneck J (2003) CAL language report. ERL technical memo UCB/ERL M03/48
Siret N, Nezan J-F, Rhatay A (2011) Design of a processor optimized for syntax parsing in video decoders. In: Conference on design and architectures for signal and image processing (DASIP), Finland
Siret N, Sabry I, Nezan JF, Raulet M (2010) A codesign synthesis from an MPEG-4 decoder dataflow description. In: IEEE international symposium circuit and systems (ISCAS)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Hentati, M., Elaoud, S., Aoudni, Y. et al. An efficient Resource Management to optimize the placement of hardware task on FPGA in the RVC framework. Des Autom Embed Syst 16, 363–380 (2012). https://doi.org/10.1007/s10617-013-9115-4
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10617-013-9115-4