Skip to main content

Advertisement

Log in

A highly energy-efficient, highly area-efficient capacitance multiplexing switching scheme for SAR ADC

  • Mixed Signal Letter
  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

The capacitance multiplexing technology is put forward innovatively in this letter. The technology divides the traditional differential capacitance array into two parts: high bits array and low bits array. And through a simple control circuit, this method realizes low bits capacitance array multiplexing. It can improve the performance of successive approximation register (SAR) analog-to-digital converters (ADC). Based on the capacitance multiplexing technique and split-MSB mode, a highly energy-efficient and highly area-efficient capacitance multiplexing switching scheme for SAR ADC is proposed. The novel switching scheme can achieve a 86% reduction in capacitor area and 99.37% switching energy reduction compared with the conventional switching scheme for SAR ADC, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

References

  1. Johns, D., & Martin, K. (1997). Analog integrated circuit design (p. 492). New York: Wiley.

    MATH  Google Scholar 

  2. Ginsburg, B. P. & Chandrakasan, A. P. (2005). An energy-efficient charge recycling approach for a SAR converter with capacitive DAC. In IEEE international symposium on circuits and systems, 2005. ISCAS 2005 (pp. 184–187). IEEE.

  3. Liu, C.-C., Chang, S.-J., Huang, G.-Y., & Lin, Y.-Z. (2010). A 10-bit 50-ms/s SAR ADC with a monotonic capacitor switching procedure. IEEE Journal of Solid-State Circuits, 45(4), 731–740.

    Article  Google Scholar 

  4. Zhu, Y., et al. (2010). A 10-bit 100-ms/s reference-free SAR ADC in 90 nm CMOS. IEEE Journal of Solid-State Circuits, 45(6), 1111–1121.

    Article  Google Scholar 

  5. Rahimi, E., & Yavari, M. (2014). Energy-efficient high-accuracy switching method for SAR ADCs. Electronics Letters, 50(7), 499–501.

    Article  Google Scholar 

  6. Hu, Y.-F., Yi, Z.-C., He, Z.-H., & Li, B. (2017). Energy-effcient, area-effcient, high-accuracy and low-complexity switching scheme for SAR ADC. IEICE Electronics Express, 14(11), 1–7.

    Article  Google Scholar 

  7. Zhu, Z., Xiao, Y., & Song, X. (2013). Vcm-based monotonic capacitor switching scheme for SAR ADC. Electronics Letters, 49(5), 327–329.

    Article  Google Scholar 

  8. Sanyal, A., & Sun, N. (2013). SAR ADC architecture with 98% reduction in switching energy over conventional scheme. Electronics Letters, 49(4), 248–250.

    Article  Google Scholar 

  9. Xie, L., Wen, G., Liu, J., & Wang, Y. (2014). Energy-efficient hybrid capacitor switching scheme for SAR ADC. Electronics Letters, 50(1), 22–23.

    Article  Google Scholar 

  10. Ghanavati, B., Abiri, E., Salehi, M.-R., Keyhani, A., & Sanyal, A. (2017). LSB split capacitor SAR ADC with 99.2% switching energy reduction. Analog Integrated Circuits and Signal Processing, 93(2), 375–382.

    Article  Google Scholar 

  11. Osipov, D., & Paul, S. (2016). Two-step reset method for energy-efficient SAR ADC switching schemes. Electronics Letters, 52(10), 816–817.

    Article  Google Scholar 

Download references

Acknowledgements

This work was supported by the National Natural Science Foundation of China (Nos. 61674118, 61625403, 61504104), National Science and Technology Major Project of China (No. 2016ZX03002007).

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Ruixue Ding.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Liu, J., Ding, R., Liu, S. et al. A highly energy-efficient, highly area-efficient capacitance multiplexing switching scheme for SAR ADC. Analog Integr Circ Sig Process 96, 207–215 (2018). https://doi.org/10.1007/s10470-018-1217-2

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-018-1217-2

Keywords

Navigation