Skip to main content
Log in

Application of Neuron MOS in multiple-valued logic

  • BIC-TA 2006
  • Published:
Neural Computing and Applications Aims and scope Submit manuscript

Abstract

A novel Neuron MOS transistor has come into being recently due to the characteristic of controlling the weighted sum of multiple-input gate and capacitance coupling effect in floating gate, as well as the function of saving the data in the floating gate. The Neuron MOS transistor can be used to replace complex operation on threshold in multiple-valued logic. Based on these characteristics, this paper proposes a new method for designing the multiple-valued D/A and A/D converter. The PSPICE simulation suggests that the designed circuit has correctly operational logic function and is characterized in low power consumption.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6

Similar content being viewed by others

References

  1. Yan Shi (2001) Fundamentals of Digital Electronics. BeiJing Higher Education Press, pp 456–492

  2. Makoto Syuto, Jing Shen, Koichi Tanno (2000) Multi-input variable-threshold circuits for multi-valued logic functions. The 30th IEEE international symposium on multiple-valued logic, Portland, Oregon, USA, pp 27–32

  3. Cheng Yue, Xu Jun (2004) The latest development of Neuron MOS transistors. Microelectronics 34(3):231–234

    Google Scholar 

  4. Yang Yuan, Gao Yong, Yu Ningmei (2004) New application of neuron-MOS in digital PWM generator. The 4th international power electronics and motion control conference, Xi’an, China, pp 1321–1324

  5. Shen J, Inaba M, Tanno K (2000) Multi-valued logic pass gate network using neuron-MOS transistors. Proceedings of 30th IEEE international symposium on multiple-valued logic, Portland, Oregon, USA, pp 15–20

  6. Yang Yuan, Gao Yong, Yu Ningmei (2004) The characteristics analysis of Neuron MOS. J Xi’an Univers Technol 20(1):49–53

    Google Scholar 

  7. Yohei Ishikawa, Sumio Fukai (2004) A Neuron Mos variable logic circuit with the simplified circuit structure. 2004 IEEE Asia–Pacific conference on advanced system integrated circuits:436–437. Fukuoka, JAPAN

  8. Shibata T, Nakai T, Ning Mei Yu (1996) Advances in neuron-MOS applications. 1996 IEEE solid-state circuits conference, San Francisco, pp 304–305

  9. Medina Santiago A, Reyes Barranca MA (2005) Circuit for logical-binary functions using MOS floating-gate devices. The 2nd international conference on electrical and electronics engineering and XI conference on electrical engineering (CIE 2005), Mexico City, Mexico, pp 211–214

  10. Zhang Yanhua, Zhou Xuanchang, Zeng Yuewu (2001). A novel multi-value A/D converter. Res Prog SSE 21(3):241–245

    Google Scholar 

Download references

Acknowledgments

This project is supported by the Key Scientific Research Fund of Zhejiang Provincial Education Department (20061666), the Scientific Research Foundation of Zhejiang Province for the Returned Overseas China Scholar, the Natural Science Foundation of Zhejiang Province (Y104135), and the K.C.Wong Magna Fund in Ningbo University.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Wang Pengjun.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Pengjun, W., Jingang, L. & Jian, X. Application of Neuron MOS in multiple-valued logic. Neural Comput & Applic 17, 139–143 (2008). https://doi.org/10.1007/s00521-007-0082-1

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00521-007-0082-1

Keywords

Navigation