Abstract
This paper presents a novel DLL-based frequency synthesizer architecture to generate fractional multiples of reference frequency and reduce the power consumption of the frequency synthesis block. The architecture is adopted for French VHF application as an example. The DLL architecture allows for minimal area, while consuming low power. The proposed circuit can operate at a substantially low supply voltage. The circuit level and system level designs are presented. It was shown that for the mentioned standard, a mere 27 delay stages for VCDL are sufficient to cover French VHF band. Simulation results confirm the analytical predictions. The proposed DLL-based frequency synthesizer is implemented in a 0.13 μm CMOS technology. This fractional DLL-based frequency synthesizer is adopted for 176 MHz to 216 MHz with maximum power consumption of 2.62 mW and RMS jitter of 10 ps @ 216 MHz.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
C.-N. Chuang, S.-L. Liu, A 40 GHz DLL-based clock generator in 90 nm CMOS technology, in Solid-State Circuits Conference, ISSCC 2007. Digest of Technical Papers. IEEE International, 11–15 February (2007), pp. 178–595
C.N. Chuang, S.I. Liu, A 0.5–5 GHz wide-range multi-phase DLL with a calibrated charge pump. IEEE Trans. Circuits Syst. II, Express Briefs 54(11), 939–943 (2007)
S.-M. Chang, Design and analysis of multiphase DLL-based frequency multipliers. MSc thesis in National Central University Taiwan, Republic of China
S.-J. Cheng, L. Qiu, Y. Zheng, C.-H. Heng, 50–250 MHz ΔΣ DLL for clock synchronization. IEEE J. Solid-State Circuits 45(11), 2445–2456 (2010)
H.-J. Chi, Y.-H. Choi, S.-M. Lee, J.-Y. Sim, H.-J. Park, J.-J. Lim, P.-S. Kang, B.-Y. Lee, J.-C. Hong, H.-S. Lee, A 2-Gb/s intrapanel interface for TFT-LCD with a VSYNC-embedded subpixel clock and a cascaded deskew and multiphase DLL. IEEE Trans. Circuits Syst. II, Express Briefs 58(10), 687–691 (2011)
G. Chien, P. Gray, A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications. IEEE J. Solid-State Circuits 35, 1996–1999 (2000)
J. Choi, S.T. Kim, W. Kim, K.-W. Kim, K. Lim, J. Laskar, A low power and wide range programmable clock generator with a high multiplication factor. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(4), 701–705 (2011)
Q. Du, J. Zhuang, T. Kwasniewski, A low-phase noise, anti harmonic programmable DLL frequency multiplier with period error compensation for spur reduction. IEEE Trans. Circuits Syst. II, Express Briefs 53(11), 1205–1209 (2006)
R. Farjad-Rad, W. Dally, H.T. Ng, R. Senthinathan, M.J.E. Lee, R. Rathi, J. Poulton, A low-power multiplier DLL for low-jitter multi gigahertz clock generation in highly integrated digital chips. IEEE J. Solid-State Circuits 37(12), 1804–1812 (2002)
M. Gholami, Gh. Ardeshir, H. Ghonoodi, A novel architecture for low voltage-low power DLL-based frequency multipliers. IEICE Electron. Express 8(11), 859–865 (2011)
H.J. Hsu, C.T. Chiu, Y.S. Hsu, Design of ultra low power current mode logics with adaptive body bias, in IEEE ISSOC (2007), pp. 141–144
Y.J. Jung, S.W. Lee, D. Shim, W. Kim, S.I. Cho, A dual-loop delay-locked loop using multiple voltage-controlled delay lines. IEEE J. Solid-State Circuits 36(5), 784–791 (2001)
Y.-S. Kim, S.J. Park, Y.-S. Kim, D.-B. Jang, S.-W. Jeong, H.-J. Park, J.-Y. Sim, A 40-to-800 MHz locking multiphase DLL, in ISSCC, Dig. Tech. Papers (2007), pp. 306–307
J. Koo, S. Ok, C. Kim, A low-power programmable DLL-based clock generator with wide-range antiharmonic lock. IEEE Trans. Circuits Syst. II, Express Briefs 56(1), 21–25 (2009)
V.F. Kroupa, Phase Lock Loops and Frequency Synthesis (Wiley, New York, 2003)
C.-H. Kuo, H.-J. Lai, M.-F. Lin, A multi-band fast-locking delay-locked loop with jitter-bounded feature. IEEE Trans. Ultrason. Ferroelectr. Freq. Control 58(1), 51–59 (2011)
T. Lee, B. Razavi, A stabilization technique for phased-locked loop frequency synthesizers. IEEE J. Solid-State Circuits 38, 6 (2003)
P.C. Maulik, D.A. Mercer, A DLL-based programmable clock multiplier in 0.18-μm CMOS with −70 dBc reference spur. IEEE J. Solid-State Circuits 42(8), 1642–1648 (2007)
Y. Moon, J. Choi, K. Lee, D. Jeong, M. Kim, An all-analog multiphase delay-locked loop using a replica delay line for wide range operation and low jitter performance. IEEE J. Solid-State Circuits 35(3), 377–384 (2000)
B. Razavi, Design of Analog CMOS Integrated Circits (McGraw-Hill, New York)
U. Seckin, C.K. Yang, A comprehensive delay model for CMOS CML circuits. IEEE Trans. Circuits Syst. 55(9), 2608–2618 (2008)
K. Shu, E. Sanchez-Sinencio, CMOS PLL Synthesizers Analysis and Design (Spinger, Berlin, 2005)
S. Sidiropoulos, D. Liu, J. Kim, G. Wei, M. Horowitz, Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers, in Symposium on VLSI Circuits. Digest of Technical Papers (2000), pp. 124–127
J. Zhuang, Q. Du, T. Kwasniewski, A −107 dBe, 10 kHz carrier offset 2-GHz DLL-based frequency synthesizer, in Proceedings of the IEEE on Custom Integrated Circuits Conference, 21–24 September (2003), pp. 301–304
Acknowledgements
The author would like to thank Dr. Sharifkhani for help to prepare this paper, and the anonymous reviewers for useful and constructive comments which have improved.
Author information
Authors and Affiliations
Corresponding author
Additional information
M. Gholami is now part of Micro-Electronic Research Group in Babol University of Technology, Babol, Mazandaran, Iran.
Rights and permissions
About this article
Cite this article
Gholami, M. A Novel Low Power Architecture for DLL-Based Frequency Synthesizers. Circuits Syst Signal Process 32, 781–801 (2013). https://doi.org/10.1007/s00034-012-9488-9
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00034-012-9488-9