Abstract
As technology shrinks, higher operating frequencies, reduced feature sizes and lower supply voltages allow greater performance, but the reliability has been affected negatively. Smaller devices and wire spacing lead to an increase in the occurrence of multiple adjacent faults. Thus, the system reliability is seriously affected. Error correction codes are a powerful technique that allows higher reliability using information redundancy. This paper focuses on the use of interleaved codes to tolerate faults in on-chip interconnection lines. Interleaving has been extensively used in memories, but not in system buses. To illustrate the features of this technique, an example has been included.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Constantinescu, C.: Trends and challenges in VLSI circuit reliability. IEEE Micro 23(4), 14–19 (2003)
Wei, J., Rashid, L., Pattabiraman, K., Gopalakrishnan, S.: Comparing the effects of intermittent and transient hardware faults on programs. In: Dependable Systems and Networks Workshops, pp. 53–58 (2011)
Gil, P., et al.: Fault Representativeness. Deliverable ETIE2 of Dependability Benchmarking Project, IST-2000-25245 (2002)
Fujiwara, E.: Code Design for Dependable Systems. John Wiley & Sons (2006)
Constantinescu, C.: Intermittent faults and effects on reliability of integrated circuits. In: Reliability and Maintainability Symposium (RAMS 2008), pp. 370–374 (January 2008)
LaBel, K.A.: Proton single event effects (SEE) guideline. Submitted for Publication on the NASA Electronic Parts and Packaging (NEPP) Program web site (August 2009), https://nepp.nasa.gov/files/18365/Proton_RHAGuide_NASAAug09.pdf
Shamshiri, S., Cheng, K.T.: Error-Locality-Aware Linear Coding to Correct Multi-bit Upsets in SRAMs. In: IEEE International Test Conference, pp. 1–10 (November 2010)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Saiz-Adalid, LJ., Gil, P., Gracia-Morán, J., Baraza-Calvo, JC. (2013). Using Interleaving to Avoid the Effects of Multiple Adjacent Faults in On-Chip Interconnection Lines. In: Vieira, M., Cunha, J.C. (eds) Dependable Computing. EWDC 2013. Lecture Notes in Computer Science, vol 7869. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-38789-0_20
Download citation
DOI: https://doi.org/10.1007/978-3-642-38789-0_20
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-38788-3
Online ISBN: 978-3-642-38789-0
eBook Packages: Computer ScienceComputer Science (R0)