Abstract
This chapter presents a study on the performance and energy consumption arising from distinct memory organizations in an NoC-based MPSoC environment. This evaluation considers three sets of experiments. The first one evaluates the performance and energy efficiency of four different memory organizations in a situation where a single application is executed. In the second experiment, a traffic generator is responsible for the injection of synthetic traffic into the system, simulating the impact of the parallel execution of additional applications and increasing the latency of the NoC. Results show that, with a low NoC latency, the distributed memory presents better results for applications with low amount of data to be transferred. On the other hand, results suggest that shared and distributed shared memories present the best results for applications with high data transferring needs. In the second set of experiments, with higher NoC latency, for applications with low communication bandwidth requirements, a memory organization that is physically centralized and logically shared (called nDMA) is shown to have a smooth performance degradation when additional traffic rises up to 20% of the network capacity (22% degradation for an application demanding high communication, and 34% degradation for a low communication one). In contrast, a distributed memory model presents 2% of degradation in an application with high communication requirements, when traffic rises up to 20% of the network capacity, and reaches 19% of degradation in low communication ones. Shared and distributed shared memory models are shown to present lower tolerance to high latencies. A third set of experiments evaluates the performance of the four memory organization models in a situation of task migration, when a new application is launched and its tasks must be distributed among several nodes. Results show that the shared memory and distributed shared memory models have a better performance and energy savings than the distributed memory model in this situation. In addition, the nDMA memory model presents a smaller overhead when compared to the shared memory models and tends to reduce the traffic in the migration process due to the concentration of all memory modules in a single node of the network.
Chapter PDF
Similar content being viewed by others
Keywords
References
Marwedel, P.: Embedded System Design. Kluwer Academic Publishers, Dordrecht (2003)
Lee, H.G., Chang, N., Ogras, U.Y., Marculescu, R.: On-Chip Communication Architechture Exploration: a Quantitative Exploration of Point-to-Point, Bus and Network-on-chip Architectures. ACM Transactions on Design Automation of Eletronic Systems 12, 21–40 (2007)
Marescaux, T., Brockmeyer, E., Corporaal, H.: The Impact of Higher Communication Layers on NoC Supported MPSoCs. In: Proceedings of the First International Symposium on Networks-on-Chip, pp. 107–116 (May 2007)
Monchiero, M., Palermo, G., Silvano, C., Villa, O.: Exploration of Distributed Shared Memory Architectures for NoC-based Multiprocessors. In: Proceedings of the International Conference on Embedded Computer Systems: Architectures, pp. 144–151 (July 2006)
Enright-Jerger, N., Peh, L.-S., Lipasti, M.: Virtual Tree Coherence: Leveraging Regions and In-Network Multicast Trees for Scalable Cache Coherence. In: Proceedings of 41st International Symposium on Microarchitecture (MICRO), Lake Como, Italy (November 2008)
Ito, S.A., Carro, L., Jacobi, R.P.: Making Java Work for Microcontroller Applications. IEEE Design & Test of Computers 18, 100–110 (2001)
Zeferino, C.A., Kreutz, M.E., Susin, A.A.: RASoC: a Router Soft-core for Networks-on-Chip. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition, pp. 198–203. IEEE Computer Society, Washington, DC (2004)
Girão, G., de Oliveira, B.C., Soares, R., Silva, I.S.: Cache Coherency Communication Cost in a NoC-based MPSoC Platform. In: Proceedings of 20th Symposium on Integrated Circuits and Systems Design, Rio de Janeiro, pp. 288–293. ACM, New York (2007)
Beck Filho, A.C.S., Mattos, J.C.B., Wagner, F.R., Carro, L.: CACO-PS: a General purpose Cycle-accurate Configurable Power Simulator. In: Proceedings of 16th Symposium on Integrated Circuits and Systems Design, São Paulo, pp. 349–354. IEEE Computer Society, Los Alamitos (2003)
Wang, H.-S., Zhu, X., Peh, L.-S., Malik, S.: Orion: a Power-Performance Simulator for Interconnection Networks. In: Proceedings of 35th International Symposium on Microarchitecture (MICRO), pp. 294–305 (November 2002)
Wilton, S., Jouppi, N.: Cacti: An Enhanced Cache Access and Cycle Time Model. IEEE Journal of Solid State Circuits 31(5), 677–688 (1996)
Carara, E., Mello, A., Moraes, F.: Communication Models in Networks-on-Chip. In: Proceedings of 18h International Workshop on Rapid System Prototyping, pp. 57–60 (June 2007)
Mahadevan, S., Angiolini, F., Storgaard, M., Olsen, R.G., Sparso, J., Madsen, J.: A Network Traffic Generator Model for Fast Network-on-Chip Simulation. In: Proceedings of the Design, Automation and Test in Europe Conference, pp. 780–785 (June 2005)
Kumar, R., Farkas, K.I., Jouppi, N.P., Ranganathan, P., Tullsen, D.M.: Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In: Proceedings of 36th International Symposium on Microarchitecture (MICRO), San Diego, USA (December 2003)
Dutt, N.: Memory-aware NoC Exploration and Design. In: Proceedings of the Design, Automation and Test in Europe, vol. 1, pp. 1128–1129. IEEE, Munich (2008)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 IFIP International Federation for Information Processing
About this paper
Cite this paper
Girão, G., Barcelos, D., Wagner, F.R. (2011). Performance and Energy Evaluation of Memory Organizations in NoC-Based MPSoCs under Latency and Task Migration. In: Becker, J., Johann, M., Reis, R. (eds) VLSI-SoC: Technologies for Systems Integration. VLSI-SoC 2009. IFIP Advances in Information and Communication Technology, vol 360. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-23120-9_4
Download citation
DOI: https://doi.org/10.1007/978-3-642-23120-9_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-23119-3
Online ISBN: 978-3-642-23120-9
eBook Packages: Computer ScienceComputer Science (R0)