Abstract
This paper first presents a new architecture of MD5, which achieved the theoretical upper bound on throughput in the iterative architecture. And then based on the general proposed architecture, this paper implemented other two different kinds of pipelined architectures which are based on the iterative technique and the loop unrolling technique respectively. The latter with 32-stage pipelining reached a throughput up to 32.035Gbps on an Altera Stratix II GX EP2SGX90FF FPGA, and the speedup achieved 194x over the Intel Pentium 4 3.0 processor. At least to the authors’ knowledge, this is the fastest published FPGA-based design at the time of writing. At last the proposed designs are compared with other published MD5 designs, the designs in this paper have obvious advantages both in speed and logic requirements.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Deepakumara, J., Heys, H.M., Venkatesan, R.: FPGA Implementation of MD5 Hash Algorithm. In: Proceedings of the Canadian Conference on Electrical and Computer Engineering, CCECE 2001, Toronto, Canada, May 13-16, vol. 2, pp. 919–924 (2001)
Diez, J.M., Bojanić, S., Stanimirovicć, L., Carreras, C., Nieto-Taladriz, O.: Hash Algorithms for Cryptographic Protocols:FPGA Implementations. In: Proceedings of the 10th Telecommunications Forum, TELFOR 2002, Belgrade, Yugoslavia, November 26-28 (2002)
Yiakoumis, I., Papadonikolakis, M., Michail, H.: Efficient Small-Sized Implementation of the Keyed-Hash Message Authentication Code. In: EUROCON 2005, Serbia & Montenegro, Belgrade, November 22-24 (2005)
Jarvinen, K., Matti, T.: Hardware Implementation Analysis of the MD5 Hash Algorithm. In: Proceedings of the 38th Hawaii International Conference on System Sciences (2005)
Lee, Y.K., Chan, H., Verbauwhede, I.: Design Methodology for Throughput Optimum Architectures of Hash Algorithms of the MD4-class. Journal of Signal Processing Systems 53(1-2), 89–102 (2008)
Rivest, R.L.: The MD5 Message-Digest Algorithm. RFC 1321, MIT Laboratory for Computer Science and RSA Data Security, Inc. (April 1992)
Sklavos, N., Dimitroulakos, G., Koufopavlou, O.: An Ultra High Speed Architecture for VLSI Implementation of Hash Functions. In: Proceedings of ICECS, pp. 990–993 (2003)
Amphion. CS5315, High Performance Message Digest 5 Algorithm (MD5) Core. Datasheet (2004), http://www.amphion.com/acrobat/DS5315.pdf
Helion Technology. Datasheet, High Performance MD5 Hash Core for Xilinx FPGA (2004), http://www.heliontech.com/downloads/md5_xilinx_helioncore.pdf
Ocean Logic Ltd., http://www.ocean-logic.com
Jihua, W., Cheng, W.: Altera FPGA/CPLD design. Posts & Telecom Press, Beijing (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Wang, Y., Zhao, Q., Jiang, L., Shao, Y. (2010). Ultra High Throughput Implementations for MD5 Hash Algorithm on FPGA. In: Zhang, W., Chen, Z., Douglas, C.C., Tong, W. (eds) High Performance Computing and Applications. Lecture Notes in Computer Science, vol 5938. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-11842-5_60
Download citation
DOI: https://doi.org/10.1007/978-3-642-11842-5_60
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-11841-8
Online ISBN: 978-3-642-11842-5
eBook Packages: Computer ScienceComputer Science (R0)