Skip to main content

The VHDL Implementation of Reconfigurable MIPS Processor

  • Conference paper
Man-Machine Interactions

Part of the book series: Advances in Intelligent and Soft Computing ((AINSC,volume 59))

Abstract

This article presents a project of an embedded system realized on a programmable matrix. The main element is a reconfigurable processor of MIPS architecture. It was implemented in the VHDL in such way that its instruction set can be reduced to the set of instructions present in the program memory. As the result a processor will contain the logic that is absolutely necessary. This solution yields a device that requires fewer gates to be synthesized in the programmable matrix and has a potential to increase the speed of the information processing performed by the system in the target FPGA.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 259.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Ashenden, P.J.: The Student’s Guide to VHDL. Morgan Kaufmann, San Francisco (1998)

    Google Scholar 

  2. Ashenden, P.J.: The Designer’s Guide to VHDL. Morgan Kaufmann, San Francisco (2002)

    Google Scholar 

  3. Kamami: The development board ZL6PLD, http://www.kamami.pl/?id_prod=2212800

  4. Larus, J.R.: SPIM S20: A MIPS R2000 simulator. Computer Sciences Department, University of Wisconsin-Madison (1993)

    Google Scholar 

  5. Marwedel, P.: Embedded System Design. Springer, Dordrecht (2004)

    Google Scholar 

  6. Patterson, D.A., Hennessy, J.L.: Computer Organization and Design, 3rd edn. Morgan Kaufmann Publishers, San Francisco (2005)

    MATH  Google Scholar 

  7. Price, C.: MIPS IV instruction set revision 3.2, mips technologies (1995)

    Google Scholar 

  8. Sweetman, D.: See MIPS Run, 2nd edn. Morgan Kaufmann Publishers, San Francisco (2007)

    Google Scholar 

  9. Xilinx: Software and hardware for FPGA, http://www.xilinx.com/

  10. Zwoliński, M.: Digital System Design with VHDL. Pearson Prentice Hall, London (2004)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Ziębiński, A., Świerc, S. (2009). The VHDL Implementation of Reconfigurable MIPS Processor. In: Cyran, K.A., Kozielski, S., Peters, J.F., Stańczyk, U., Wakulicz-Deja, A. (eds) Man-Machine Interactions. Advances in Intelligent and Soft Computing, vol 59. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-00563-3_69

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-00563-3_69

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-00562-6

  • Online ISBN: 978-3-642-00563-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics