Abstract
Extremely down-scaled field effect transistor, innovative manufacturing of semiconductors, novel material and computing devices have led to rapid changes in the semiconductor industry which now allows more complex systems and more computing power per chip area than several years ago. Albeit these significant improvements novel technology nodes also offer unsolved problems to researchers and challenges to the designers. In this paper, we give a brief overview about actual trends and problems in the semiconductor industry and how the upcoming tasks can be solved by the designers and researchers.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Semiconductor Industry Association: International Technology Roadmap for Semiconductors - ITRS 2006 Update (2006), http://public.itrs.net/
Hutchby, J.A., Bourianoff, G.I., Zhirnov, V.V., Brewer, J.E.: Extending the road beyond cmos. IEEE Circuits and Devices Magazine 18(2), 28–41 (2002), doi:10.1109/101.994856
Compañó, R.: Technology roadmap for nanoelectronics. Technical Report Second Edition, European Commission (2000)
Gargini, P.A.: The global route to future semiconductor technology. IEEE Circuits and Devices Magazine 18(2), 13–17 (2002)
Sze, S.M.: High-speed semiconductor devices. Wiley, Chichester (1990)
Goldhaber-Gordon, D., Montemerlo, M.S., Love, J.C., Opiteck, G.J., Ellenbogen, J.C.: Overview of nanoelectronic devices. Proc. of the IEEE 85(4), 521–540 (1997)
Levitt, M.: Design for manufacturing? design for yield!!! In: Proceedings of 5th International Symposium on Quality Electronic Design, pp. xxvii–xxvii (2004)
Beiu, V., Rückert, U., Roy, S., Nyathi, J.: On Nanoelectronic Architectural Challenges and Solutions. In: Proceedings of IEEE Conference on Nanotechnology IEEE NANO 2004, München, Germany, IEEE Computer Society Press, Los Alamitos (2004)
Meindl, J.D.: Interconnect opportunities for gigascale integration. IEEE Micro 23(3), 28–35 (2003)
Arbib, M.A.: The Handbook of Brain Theory and Neural Networks, 2nd edn. The MIT Press, Cambridge (2002)
Kephart, J.O., Chess, D.M.: The vision of autonomic computing. Computer 36(1), 41–50 (2003)
Aunet, S., Oelmann, B., Abdalla, S., Berg, Y.: Reconfigurable subthreshold cmos perceptron. In: Proceedings of IEEE International Joint Conference on Neural Networks, vol. 3, pp. 1983–1988 (2004)
Baker, R.J.: CMOS Circuit Design, Layout, and Simulation, 2nd edn. Wiley, Chichester (2004)
Palm, G.: On Associative Memory. Biol. Cybernetics 36, 19–31 (1980)
Steinbuch, K.: Die Lernmatrix. Kybernetik 1, 36–45 (1961)
Likharev, K., Strukov, D.: CMOL: Devices, Circuits, and Architectures. In: Cuniberti, G., Richter, K., Fagas, G. (eds.) Introducing Molecular Electronics. Springer Lecture Notes in Physics, vol. 680, pp. 447–477. Springer, Heidelberg (2005)
Rückert, U., Suhrmann, H.: Tolerance of a Binary Associative Memory Towards Stuck-at-Faults. In: Kohonen, T. (ed.) Artificial Neural Networks (1991)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Eickhoff, R., Kaulmann, T., Rückert, U. (2007). Neural Inspired Architectures for Nanoelectronics. In: Sandoval, F., Prieto, A., Cabestany, J., Graña, M. (eds) Computational and Ambient Intelligence. IWANN 2007. Lecture Notes in Computer Science, vol 4507. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-73007-1_51
Download citation
DOI: https://doi.org/10.1007/978-3-540-73007-1_51
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-73006-4
Online ISBN: 978-3-540-73007-1
eBook Packages: Computer ScienceComputer Science (R0)