Skip to main content
SpringerLink
Log in

GALSification of IEEE 802.11a Baseband Processor

  • Conference paper
Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation (PATMOS 2004)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3254))

Abstract

In this paper a Globally Asynchronous Locally Synchronous (GALS) implementation of a complex digital system is discussed. The deployed asynchronous wrappers are based on a novel request-driven technique with embedded time-out function. Each GALS block is fitted with a local clock generator for flushing the internal pipeline stages when there are no incoming requests. This request-driven technique is applied for the ‘GALSification’ of an IEEE 802.11a compliant baseband processor. Details of the GALS partitioning and some additionally developed blocks will be discussed. Furthermore, the design-flow, implementation results and power estimation numbers are reported.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Muttersbach, J.: Globally-Asynchronous Locally-Synchronous Architectures for VLSI Systems, Doctor of Technical Sciences Dissertation, ETH Zurich, Switzerland (2001)

    Google Scholar 

  2. Moore, S., Taylor, G., Mullins, R., Cunningham, P., Robinson, P.: Self Calibrating Clocks for Globally Asynchronous Locally Synchronous System. In: Proc. International Conference on Computer Design (ICCD) (September 2000)

    Google Scholar 

  3. Krstić, M., Grass, E.: New GALS Technique for Datapath Architectures. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol. 2799, pp. 161–170. Springer, Heidelberg (2003)

    Chapter  Google Scholar 

  4. IEEE P802.11a/D7.0, Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High Speed Physical Layer in the 5 GHz Band (July 1999)

    Google Scholar 

  5. Grass, E., Tittelbach-Helmrich, K., Jagdhold, U., Troya, A., Lippert, G., Krüger, O., Lehmann, J., Maharatna, K., Dombrowski, K., Fiebig, N., Kraemer, R., Mähönen, P.: On the Single- Chip Implementation of a Hiperlan/2 and IEEE 802.11a Capable Modem. IEEE Personal Communications 8(6), 48–57 (2001)

    Article  Google Scholar 

  6. Seizovic, J.: Pipeline Synchronization. In: Proc. International Symposium of Advanced Research in Asynchronous Circuits and Systems, November 1994, pp. 87–96 (1994)

    Google Scholar 

  7. Yun, K., Dill, D.: Automatic synthesis of extended burst-mode circuits: Part I and II. IEEE Transactions on Computer-Aided Design 18(2), 101–132 (1999)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. IHP, Im Technologiepark 25, 15236, Frankfurt (Oder), Germany

    Miloš Krstić & Eckhard Grass

Authors
  1. Miloš Krstić
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Eckhard Grass
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Politecnico di Torino, 10129, Torino, Italy

    Enrico Macii

  2. Electrical and Computer Engineering Department, University of Patras, Greece

    Vassilis Paliouras

  3. Department of Electrical and Computer Engineering, University of Patras, Patras, Greece

    Odysseas Koufopavlou

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Krstić, M., Grass, E. (2004). GALSification of IEEE 802.11a Baseband Processor. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2004. Lecture Notes in Computer Science, vol 3254. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-30205-6_28

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-30205-6_28

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-23095-3

  • Online ISBN: 978-3-540-30205-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation