Abstract
This paper presents a dynamic partial reconfigurable debugging system for embedded processors based upon a device start and stop (DSAS) approach [1]. Using this approach, a cycle-accurate debugging system can be dynamically configured to any embedded processor-based design at runtime. The debugging system offers lossless debugging because the design is stopped during data transfer to prevent the loss of data. The data can be transferred by any available data communication interface such as Ethernet or UART and can be viewed by open-source waveform viewers. The technique offers debugging without the need to re-synthesize the design by using the dynamic partial reconfiguration.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Khan, H., Göhringer, D.: FPGA debugging by a device start and stop approach. In: IEEE International Conference on ReConFigurable Computing and FPGAs (ReConFig) (2016)
Abramovici, M., Bradley, P., Dwarakanath, K.: A reconfigurable design-for-debug infrastructure for SoCs. In: 2006 43rd ACM/IEEE Design Automation Conference (2006)
Herrmann, A., Nugent, G.: Embedded logic analyzer for a programmable logic device. U.S. Patent No. 6,389,558, 14 May 2002
Wrighton, M.G., DeHon, A.M.: Hardware-assisted simulated annealing with application for fast FPGA placement. In: Proceedings of the 2003 ACM/SIGDA Eleventh International Symposium on Field Programmable Gate Arrays, pp. 33–42. ACM (2003)
Lie, W., Wu, F.-Y.: Dynamic partial reconfiguration in FPGAs. In: Third International Symposium on Intelligent Information Technology Application, IITA 2009, vol. 2. IEEE (2009)
Wheeler, T., Graham, P., Nelson, B., Hutchings, B.: Using design-level scan to improve FPGA design observability and controllability for functional verification. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 483–492. Springer, Heidelberg (2001). https://doi.org/10.1007/3-540-44687-7_50
Hung, E., Wilton, S.J.E.: Accelerating FPGA debug: increasing visibility using a runtime reconfigurable observation and triggering network. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 19(2), 14 (2014)
Hung, E., Wilton, S.J.E.: Towards simulator-like observability for FPGAs: a virtual overlay network for trace-buffers. In: Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays. ACM (2013)
Iskander, Y., Cameron, D., Patterson, D., Craven, S.D.: Improved abstractions and turnaround time for FPGA design validation and debug. In: 21st International Conference on Field Programmable Logic and Applications. IEEE (2011)
Chandrasekharan, A., et al.: Accelerating FPGA development through the automatic parallel application of standard implementation tools. In: 2010 International Conference on Field-Programmable Technology (FPT). IEEE (2010)
Graham, P., Nelson, B., Hutchings, B.: Instrumenting bitstreams for debugging FPGA circuits. In: The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2001. IEEE (2001)
Lagadec, L., Picard, D.: Software-like debugging methodology for reconfigurable platforms. In: IEEE International Symposium on Parallel & Distributed Processing, IPDPS 2009. IEEE (2009)
Poulos, Z., Yang, Y.S., Anderson, J., Veneris, A., Le, B.: Leveraging reconfigurability to raise productivity in FPGA functional debug. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 292–295. IEEE, March 2012
Abramovici, M., Bradley, P., Dwarakanath, K., Levin, P., Memmi, G., Miller, D.: A reconfigurable design-for-debug infrastructure for SoCs. In: Proceedings of the 43rd Annual Design Automation Conference, pp. 7–12. ACM, July 2006
Quinton, B., Wilton, S.: Programmable logic core based post-silicon debug for SoCs. In: 4th IEEE Silicon Debug and Diagnosis Workshop, May 2007
Kudlugi, M., Hassoun, S., Selvidge, C., Pryor, D.: A transaction-based unified simulation/emulation architecture for functional verification. In: Design Automation Conference Proceedings, pp. 623–628. IEEE, June 2001
Vermeulen, B.: Functional debug techniques for embedded systems. IEEE Des. Test Comput. 25(3) (2008)
Panjkov, Z., Wasserbauer, A., Ostermann, T., Hagelauer, R.: Hybrid FPGA debug approach. In: 2015 25th International Conference on Field Programmable Logic and Applications (FPL), pp. 1–8. IEEE, September 2015
https://www.xilinx.com/support/documentation/sw_manuals/…/mb_ref_guide.pdf
VectorBlox Computing Inc.: VectorBlox/risc-v. https://github.com/VectorBlox/risc-v
Ng, H.-C., Liu, C., So, H.K.H.: A soft processor overlay with tightly-coupled FPGA accelerator. arXiv preprint arXiv:1606.06483 (2016)
https://www.xilinx.com/support/documentation/ip_documentation/clk_wiz/v5_3/pg065-clk-wiz.pdf
Khan, H., Grimm, T., Hübner, M., Göhringer, D.: Access network generation for efficient debugging of FPGAs. In: International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, HEART 2017 (2017)
Xilinx Inc.: Partial Reconfiguration User Guide UG909 v2017.1 (2017)
Kamaleldin, A., Ahmed, I., Obeid, A.M., Shalash, A., Ismail, Y., Mostafa, H.: A cost-effective dynamic partial reconfiguration implementation flow for Xilinx FPGA. In: New Generation CAS (NGCAS) 2017, pp. 281–284. IEEE, September 2017
Acknowledgements
This work is funded by German Research Foundation (DFG) via project SFB/TRR 196 “MARIE” through project S05.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG, part of Springer Nature
About this paper
Cite this paper
Khan, H.u.H., Kamal, A., Goehringer, D. (2018). An Intrusive Dynamic Reconfigurable Cycle-Accurate Debugging System for Embedded Processors. In: Voros, N., Huebner, M., Keramidas, G., Goehringer, D., Antonopoulos, C., Diniz, P. (eds) Applied Reconfigurable Computing. Architectures, Tools, and Applications. ARC 2018. Lecture Notes in Computer Science(), vol 10824. Springer, Cham. https://doi.org/10.1007/978-3-319-78890-6_35
Download citation
DOI: https://doi.org/10.1007/978-3-319-78890-6_35
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-78889-0
Online ISBN: 978-3-319-78890-6
eBook Packages: Computer ScienceComputer Science (R0)