Abstract
NAND Flash memories are the storage media used inside Solid State Drives (SSDs). Indeed, a single drive for enterprise applications can contain up to hundreds of Flash chips. Flash memories are non-volatile in the sense that they can retain the information even when powered off, but they wear out, i.e. their performances change over time and they have a limited lifetime. Therefore, taking time to learn the basics of the Flash technology is a necessary step for people who have to deal with SSDs. After an introduction about the matrix array, this chapter walks the reader through the NAND basic functionalities, i.e. program, erase, and read operations. The second part of the chapter is devoted to the digital interface of NAND memories, with a detailed description of the communication protocol, for both synchronous (DDR) and asynchronous (legacy) modes.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
G. Campardo, R. Micheloni, D. Novosel, “VLSI-Design of Non-Volatile Memories”, Springer-Verlag, 2005.
R. Micheloni, “3D Flash Memories”, Springer, 2016.
R. Micheloni, L. Crippa, A. marelli,“Inside NAND Flash Memories”, Springer, 2010.
S. Lee et al., “A 128Gb 2b/cell NAND Flash Memory in 14nm Technology with t\(_{\rm prog}\)=640\(\upmu \)s and 800Mb/s I/O Rate”, 2016 IEEE International Solid-State Circuits Conference (ISSCC), Dig. Tech. Papers, pp. 138–139, San Francisco, USA, Feb. 2016.
R. H. Fowler and L. Nordheim, “Electron Emission in Intense electric Fields,” Proceedings of the Royal Society of London, vol. 119, no. 781, pp. 173–181, May 1928.
R. Micheloni et al., “A 4Gb 2b/cell NAND Flash Memory with Embedded 5b BCH ECC for 36MB/s System Read Throughput”, IEEE International Solid-State Circuits Conference Dig. Tech. Papers, pp. 142–143, Feb. 2006.
R. Micheloni, A. Marelli, R. Ravasio, “Error Correction Codes for Non-Volatile Memories”, Springer-Verlag, 2008.
D. Nobunaga et al., “A 50nm 8Gb NAND Flash Memory with 100MB/s Program Throughput and 200MB/s DDR Interface”, IEEE International Solid-State Circuits Conference Dig. Tech. Papers, pp. 426–427, Feb. 2008.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing AG
About this chapter
Cite this chapter
Micheloni, R., Crippa, L. (2017). NAND Flash Memories. In: Micheloni, R. (eds) Solid-State-Drives (SSDs) Modeling. Springer Series in Advanced Microelectronics, vol 58. Springer, Cham. https://doi.org/10.1007/978-3-319-51735-3_2
Download citation
DOI: https://doi.org/10.1007/978-3-319-51735-3_2
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-51734-6
Online ISBN: 978-3-319-51735-3
eBook Packages: EngineeringEngineering (R0)