Abstract
This paper presents preliminary position on the use of the novel, free and open RISC-V Instruction Set Architecture (ISA) for on-board electronics in space. The modular nature of this ISA, the availability of a rich software ecosystem, a rapidly growing community and a pool of open-source IP cores will allow Space Industry to spin-in developments from terrestrial fields (in terms of security, artificial intelligence, support for operating systems, hardware acceleration etc.) while focusing its efforts mainly on aspects related to the specific needs of on-board electronics for space applications (e.g. fault tolerance, observability, error signaling, etc.). This will improve reuse and avoid the necessity of developments from scratch when not strategically needed, eventually increasing productivity and reducing costs. The use of an open, non proprietary ISA will allow ad-hoc design of microarchitecture-level soft error countermeasures that can greatly increase the robustness of Application Specific Standard Products (ASSP) and FPGA implementations.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Margan, D., et al.: The Success of Open Source Software: A Review. MIPRO (2015)
Gaisler, J.: A Portable and fault-tolerant microprocessor based on the SPARC V8 Architecture. In: International Conference on Dependable Systems and Networks (2002)
Furano, G., et al.: Roadmap for on-board Processing and Data Handling Systems in Space. Springer International (2017)
Waterman, A., et al.: The RISC-V instruction set. 2013 IEEE HCS
Salmon, L.G.: A perspective on the role of open-source ip in government electronic systems. In: 7th RISC-V Workshop Proceedings, November 2017
Patterson, D.A., et al.: A VLSI RISC, IEEE Computer (1982)
Rossi, D., et al.: PULP: a parallel ultra low power platform for next generation IoT applications. In: 2015 IEEE Hot Chips 27 Symposium (2015)
Cheikh, A., et al.: The microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes. In: APPLEPIES (2017)
Fink, M.: RISC-V: enabling a new era of open data-centric computing architectures. In: 7th RISC-V Workshop Proceedings, November 2017
Furano, G., et al.: A novel method for SEE validation of complex SoCs using Low-Energy Proton beams. 2016 IEEE DFT
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Switzerland AG
About this paper
Cite this paper
Di Mascio, S., Menicucci, A., Furano, G., Monteleone, C., Ottavi, M. (2019). The Case for RISC-V in Space. In: Saponara, S., De Gloria, A. (eds) Applications in Electronics Pervading Industry, Environment and Society. ApplePies 2018. Lecture Notes in Electrical Engineering, vol 573. Springer, Cham. https://doi.org/10.1007/978-3-030-11973-7_37
Download citation
DOI: https://doi.org/10.1007/978-3-030-11973-7_37
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-11972-0
Online ISBN: 978-3-030-11973-7
eBook Packages: EngineeringEngineering (R0)