Skip to main content

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 36))

Abstract

The chapter presents a method for scenario-based validation of embedded system designs provided in terms of UML models. This approach is based on model transformations from SystemC UML graphical models into Abstract State Machine (ASM) formal models, and exploits the scenario-based model validation of the ASMs. This validation approach complements an existing model-driven design methodology for embedded systems based on the SystemC UML profile. A validation tool integrated into an existing model-driven co-design environment to support the proposed scenario-based validation flow is also presented. It allows the designer to functionally validate system components from SystemC UML designs early at high levels of abstraction.

This work is supported in part by the project Model-driven methodologies and techniques for embedded system design through UML, ASMs and SystemC at STMicroelectronics.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. R. Chen, M. Sgroi, G. Martin, L. Lavagno, A.L. Sangiovanni-Vincentelli, and J. Rabaey. Embedded system design using UML and platforms. In E. Villar and J. Mermet, editors, System Specification and Design Languages, CHDL Series. Kluwer Academic, Dordrecht, 2003.

    Google Scholar 

  2. The ATL language. www.eclipse.org/m2m/atl/.

  3. Eclipse Modeling Framework. www.eclipse.org/emf/.

  4. The ASMETA toolset. http://asmeta.sf.net/, 2006.

  5. M. Barnett Validating use-cases with the AsmL test tool. In QSIC Int. Conference on Quality Software, pages 238–246. IEEE Press, New York, 2003.

    Google Scholar 

  6. E. Börger and R. Stärk. Abstract State Machines: A Method for High-Level System Design and Analysis. Springer, Berlin, 2003.

    MATH  Google Scholar 

  7. F. Bruschi, F. Ferrandi, and D. Sciuto. A framework for the functional verification of SystemC models. Int. J. Parallel Program., 33(6):667–695, 2005.

    Article  MATH  Google Scholar 

  8. T. Kogel Virtual architecture mapping: a SystemC based methodology for architectural exploration of system-on-chip designs. In A.D. Pimentel and S. Vassiliadis, editors, Computer Systems: Architectures, Modeling, and Simulation, SAMOS, LNCS 3133, pages 138–148. Springer, Berlin, 2004.

    Google Scholar 

  9. A. Gargantini, E. Riccobene, and P. Scandurra. A scenario-based validation language for ASMs. In ABZ’ 08: Proc. of the 1st International Conference on Abstract State Machine, B and Z, LNCS 5238, pages 71–84. Springer, Berlin, 2008.

    Chapter  Google Scholar 

  10. A. Gargantini, E. Riccobene, and P. Scandurra. A language and a simulation engine for abstract state machines based on metamodeling. Journal of Universal Computer Science, 14(12):1949–1983, 2008.

    Google Scholar 

  11. A. Gargantini, E. Riccobene, P. Scandurra, and A. Carioni. Scenario-based validation of Embedded Systems. In FDL’ 08: Proc. of Forum on Specification and Design Languages, pages 191–196. IEEE Press, New York, 2008.

    Chapter  Google Scholar 

  12. W. Grieskamp, N. Tillmann, and M. Veanes. Instrumenting scenarios in a model-driven development environment. Information & Software Technology, 46(15):1027–1036, 2004.

    Article  Google Scholar 

  13. A. Habibi and S. Tahar. Design and verification of SystemC transaction-level models. IEEE Transactions on VLSI Systems, 14:57–68, 2006.

    Article  Google Scholar 

  14. M. Haroud HW accelerated ultra wide band MAC protocol using SDL and SystemC. In IEEE Radio and Wireless Conference, pages 525–528. IEEE Press, Los Alamitos, 2004.

    Google Scholar 

  15. G.J. Holzmann. The model checker SPIN. IEEE Transactions on Software Engineering, 23(5):279–295, 1997.

    Article  MathSciNet  Google Scholar 

  16. D. Mathaikutty, S. Ahuja, A. Dingankar, and S. Shukla. Model-driven test generation for system level validation. In HLVDT’07: High Level Design Validation and Test Workshop, pages 83–90. IEEE Press, New York, 2007.

    Chapter  Google Scholar 

  17. OMG. The meta object facility, formal/2002-04-03.

    Google Scholar 

  18. Message Sequence Charts (MSC). ITU-T. Z.120, 1999.

    Google Scholar 

  19. W. Müller, J. Ruf, and W. Rosenstiel. SystemC Methodologies and Applications. Kluwer Academic, Dordrecht, 2003.

    MATH  Google Scholar 

  20. Open SystemC Initiative. http://www.systemc.org.

  21. H.D. Patel and S.K. Shukla. Model-driven validation of SystemC designs. In DAC’07: Proc. of the 44th Design Automation Conference, pages 29–34. Assoc. Comput. Mach., New York, 2007.

    Chapter  Google Scholar 

  22. OMG. Query/Views/Transformations, ptc/07-07-07.

    Google Scholar 

  23. E. Riccobene, P. Scandurra, A. Rosti, and S. Bocchio. A UML2 profile for SystemC 2.1. STMicroelectronics Technical Report, April 2007.

    Google Scholar 

  24. E. Riccobene, P. Scandurra, A. Rosti, and S. Bocchio. A model-driven design environment for embedded systems. In DAC’06: Proc. of the 43rd Design Automation Conference, pages 915–918. Assoc. Comput. Mach., New York, 2006.

    Chapter  Google Scholar 

  25. E. Riccobene, P. Scandurra, A. Rosti, and S. Bocchio. A model-driven co-design flow for embedded systems. In Advances in Design and Specification Languages for Embedded Systems (Best of FDL’06), 2007.

    Google Scholar 

  26. E. Riccobene, P. Scandurra, A. Rosti, and S. Bocchio. Designing a unified process for embedded systems. In Fourth Int. Workshop on Model-Based Methodologies for Pervasive and Embedded Software. IEEE Press, New York, 2007.

    Google Scholar 

  27. T. Gröetker, S. Liao, G. Martin, and S. Swan. System Design with SystemC. Kluwer Academic, Dordrecht, 2002.

    Google Scholar 

  28. OMG. The Unified Modeling Language. www.uml.org.

  29. M.Y. Vardi, Formal techniques for SystemC verification. In DAC’07: Proc. of the 44th Design Automation Conference, pages 188–192. IEEE Press, New York, 2007.

    Chapter  Google Scholar 

  30. T. Zhang, F. Jouault, J. Bézivin, and J. Zhao, A MDE based approach for bridging formal models. In Proc. 2nd IFIP/IEEE International Symposium on Theoretical Aspects of Software Engineering. IEEE Comput. Soc., Los Alamitos, 2008.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to E. Riccobene .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Carioni, A., Gargantini, A., Riccobene, E., Scandurra, P. (2009). Model-Driven System Validation by Scenarios. In: Radetzki, M. (eds) Languages for Embedded Systems and their Applications. Lecture Notes in Electrical Engineering, vol 36. Springer, Dordrecht. https://doi.org/10.1007/978-1-4020-9714-0_4

Download citation

  • DOI: https://doi.org/10.1007/978-1-4020-9714-0_4

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-1-4020-9713-3

  • Online ISBN: 978-1-4020-9714-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics